Printer Friendly
The Free Library
19,585,939 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Altera completes transition to 0.6-micron process technology; technology and architecture provide lowest cost structure in high-capacity programmable logic; 0.5-micron devices to be available before end of 1995.


SAN JOSE, Calif.--(BUSINESS WIRE)--May 22, 1995--Altera Corporation (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:ALTR) today completed the migration of its FLEX 8000 family of devices to 0.6-micron triple-layer metal (TLM TLM Telemetry
TLM Transaction Level Modeling
TLM Tout Le Monde (French)
TLM The Leprosy Mission (Northern Ireland)
TLM Transmission Line Matrix
TLM The Little Mermaid (fairy tale) 
) process.

The shipment of the final member of its low-cost FLEX 8000A family, the 16,000-gate EPF EPF

early pregnancy factor.
81500A, rounds out the FLEX 8000A family. Five other members of the FLEX 8000A family are currently shipping in volume quantities.

"FLEX 8000A devices are priced to be alternatives to gate arrays," stated Cliff Tong, Altera's director of product marketing. "The innovative Flexible Logic Element MatriX (FLEX) architecture combined with 0.6-micron process technology provides the most silicon-efficient programmable devices in the industry. We continue to pass the benefit of this low-cost structure directly to our customers in the form of the lowest volume prices in the programmable logic industry."

0.5-Micron Devices Will Ship Before End of 1995

The FLEX 8000A devices are currently produced on a 0.6-micron triple-layer metal process technology, providing a 55% decrease in die size and a 90% increase in performance over its original 0.8-micron dual-layer metal process. Altera is currently in the process of migrating the FLEX 8000A family to a 0.5-micron TLM process. This is anticipated to reduce die size by an additional 15%. The 0.5-micron versions of FLEX 8000A components will be available before the end of the year.

Technology and Architecture Provide Lowest Cost Structure

The FLEX architecture provides a lower cost structure than field-programmable gate arrays (FPGAs) and scales better to more advanced process technologies. FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  vendors today are trying to reduce costs by creating new families with reduced feature sets and slower performance. With the FLEX architecture, Altera has been able to provide both industry-leading performance and the lowest cost in a single product line. The slowest FLEX 8000A speed grade is 50% faster than the lowest cost FPGAs, and is up to 40% less expensive than any FPGA offering. -0-

Pricing
Usable Gate Count    Device     Volume Price
    2,500           EPF8282A       $6.50
    4,000           EPF8452A       $9.50
    6,000           EPF8636A      $13.00
    8,000           EPF8820A      $19.00
   12,000           EPF81188A     $29.00
   16,000           EPF81500A     $59.00


-0- Volume price projections based on quantities of 10K-25K units at the end of 1995.

Flex 8000A Targets Gate Array Designs

"Optimized interconnect architecture is the key to reducing die size and cost," stated Mr. Tong. "The FLEX architecture was designed to take full advantage of the state-of-the-art triple-layer metal process technologies. FPGA architectures with segmented interconnect do not leverage the latest process technologies and cannot match the low-cost structures of the FLEX architecture."

The FLEX architecture has an innovative three-dimensional interconnect structure called FastTrack that maps ideally to triple-layer metal process technologies.

"Price has traditionally been the major obstacle preventing programmable logic from replacing gate arrays for high volume applications," continued Tong. "Our prices are now competitive in high volumes, especially when engineers consider the hidden costs of gate arrays including non-recurring engineering (NRE (Non-Recurring Engineering) Refers to the cost of creating a new product, which is paid up front. Contrast with "production cost," which is ongoing and based on the quantity of material produced. ) charges, extra development effort, and lost opportunity cost with being late to market."

Availability

FLEX 8000A devices are currently shipping in volume. FLEX 8000A devices are available in a variety of package options including plastic J-leaded chip carrier (PLCC (Plastic Leaded Chip Carrier) A plastic, square, surface mount chip package that contains leads on all four sides. The leads (pins) extend down and back under and into tiny indentations in the housing. See chip package. ), quad flat pack (QFP (Quad FlatPack) A square, surface mount chip package that has leads on all four sides and comes in several varieties. PQFP (Plastic QFP) may refer to all of the following QFP types. All quad flatpacks use gull-wing leads, except for the CQFP, which stick straight out. ), 1.0-mm high thin QFP (TQFP See QFP. ), pin-grid array (PGA (1) (Professional Graphics Adapter) An early IBM PC display standard for 3D processing with 640x480x256 resolution. It was not widely used.

(2) (Programmable Gate Array) See gate array and FPGA.
), and ball-grid array (BGA (Ball Grid Array) A popular surface mount chip package that uses a grid of solder balls as its connectors. Available in plastic and ceramic varieties, BGA is noted for its compact size, high lead count and low inductance, which allows lower voltages to be used. ).

About Altera

Altera Corporation, founded in 1983, is a world-wide leader in high-performance, high-density programmable logic devices and associated computer aided engineering (application) Computer Aided Engineering - (CAE) Use of computers to help with all phases of engineering design work. Like computer aided design, but also involving the conceptual and analytical design steps.  (CAE (1) (Computer-Aided Engineering) Software that analyzes designs which have been created in the computer or that have been created elsewhere and entered into the computer. ) logic development tools. Programmable logic devices are semiconductor chips that offer on-site programmability to customers. The chips are programmed using tools that run on personal computers or engineering workstations. User benefits include ease of use, lower risk, and fast time-to-market. The Company offers the broadest line of CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  programmable logic devices that address high-speed, high-density, and low-power applications. Altera products serve a broad range of market areas, including telecommunications, data communications, computers, and industrial applications. Altera common stock is traded on the Nasdaq National Market using the symbol ALTR. -0-

Note to editors: Altera, MAX, MAX+PLUS, and FLEX are registered trademarks, and FLEX 8000, FLEX 8000A, FastTrack, and specific device designations are trademarks of Altera Corporation. All other trademarks are the property of their respective holders.

CONTACT: Altera Corporation

Robert K. Beachler or Cliff Tong, 408/894-7000

or

Franson, Hagerty and Associates

Susan Cain, 415/462-1605
COPYRIGHT 1995 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1995, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 22, 1995
Words:718
Previous Article:ParcPlace and Digitalk to Merge.
Next Article:SUMMA FOUR NAMES EDWARD CALLAHAN PRESIDENT AND CHIEF OPERATING OFFICER; BARRY GORSUN CONTINUES AS CHAIRMAN AND CEO.
Topics:



Related Articles
Altera Targets High-End ASIC Designs With FLEX 10K Architecture; Industry's First Embedded Programmable Architecture Provides 100,000 Gate Capacity;...
Altera Reduces Leadtimes on Popular FLEX Devices; Standard Leadtimes on EPF81188A and EPF81500A Cut in Half; New 8-inch Wafers Dramatically Increase...
Altera Business Outlook Remains Negative For The June Quarter.
Altera Unveils Patented Redundancy Technology in High-Density Programmable Logic; Reduces Device Costs by Increasing Yields; Critical to Making...
Altera's FLEX 10KA Family Sets New PLD Density Standard; Extends Programmable Logic to 250,000 Gates; Industry's Most Advanced Process Technology...
Altera Ships 30,000th Programmable Logic Design Site; Most Popular Programmable Logic Development System; EE Times Study Reveals Altera Tools...
Altera Sets PLD Density Record; 130,000-Gate EPF10K130V, the Largest Programmable Logic Device Ships.
Exemplar Logic Announces Support for Altera FLEX 6000 Family.
CL7000A Family Costs 20% to 70% Less Than Comparable MAX 7000A; 50% Smaller Die Gives Clear Logic Significant Price Advantage.
ALTERA'S QUARTUS SOFTWARE BOOSTS PERFORMANCE BY MORE THAN 30 PERCENT.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles