Printer Friendly
The Free Library
19,585,939 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Altera Extends Its Technology Leadership with the 820K-LE Stratix IV FPGA.


Latest Member of the Stratix IV FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  Series is the Industry's Highest Density FPGA, Offering Highest Performance and Lowest Power in Its Class

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Altera Corporation (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:ALTR) today announced it increased the high-end density range of its 40-nm Stratix([R]) IV E FPGAs to an industry-leading 820K logic elements (LEs). The Stratix IV EP4SE820 FPGA is the industry's highest density, highest performance and lowest power FPGA in its class. The EP4SE820 FPGA is ideally suited for a variety of high-end digital applications that require resource-rich FPGAs, including ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  prototyping and emulation, wireline, wireless, military, and computer and storage applications.

Altera's Stratix IV E FPGAs feature four devices ranging in density from 230K to 820K LEs. The new EP4SE820 delivers 53 percent higher density than Altera's EP4SE530 device and is at least one speed grade faster than the closest competitor's largest offering. The density, performance and power-saving features in the EP4SE820 FPGA enable customers to simplify their design partitioning, accelerate their verification cycle, and reduce their total system power.

Increasing the number of LEs in Stratix IV E FPGAs to 820K gives ASIC-prototyping designers the ability to implement much larger ASIC designs on a single FPGA, which simplifies board design and minimizes the number of design partitions. For designers wanting to move their design into an ASIC after FPGA prototyping, Altera offers a low-risk, low-cost migration path to ASIC production with its HardCopy([R]) IV ASICs.

Key Features of the Stratix IV EP4SE820 FPGA

* 820K LEs and 650K registers

* 23.1 Mbits of 600-MHz embedded memory

* 960 18x18 multipliers running up to 550 MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  

* 1,120 I/Os

* 1.25-Gbps LVDS (Low Voltage Differential Signaling) A transmission method for sending digital information. LVDS sends data over data high and data low lines rather than data and ground.  performance

* Altera's patented Programmable Power Technology

Altera's high-end Stratix FPGAs allow for seamless migration between families so customers can get started on their Stratix IV E FPGA designs today. This migration capability also allows users to move their existing Stratix III FPGA designs to Stratix IV E FPGAs without having to change the device pin-outs or the circuit board layout.

Compile-Time Advantage Using Quartus II Quartus II is a software tool produced by Altera for analysis and synthesis of HDL designs.

Quartus II enables the developer to compile their designs, perform timing analysis, examine RTL diagrams and configure the target device with the programmer.
 Software

One of the most critical issues that designers of high-density FPGAs face is minimizing compile times so they can bring products to market faster. Altera([R]) Quartus([R]) II design software offers several productivity features to Stratix IV FPGA users that enable faster overall timing closure. Features such as advanced place-and-route algorithms, multiprocessor support and incremental Additional or increased growth, bulk, quantity, number, or value; enlarged.

Incremental cost is additional or increased cost of an item or service apart from its actual cost.
 compile reduce customers' compile times two to three times on average when compared to the nearest competitor's 40-nm high-density FPGAs.

"Customers, particularly in the ASIC prototyping and emulation space, demand bigger and faster FPGAs, and we are meeting their demand by offering the industry's largest FPGA," said Luanne Schirrmeister, senior director of component product marketing at Altera. "The resource-rich EP4SE820 FPGA enables customers to fit more logic into their FPGA so they can deliver greater product differentiation Product Differentiation

A source of competitive advantage that depends on producing some item that is regarded to have unique and valuable characteristics.
 at a lower cost."

Availability

Altera is currently shipping engineering samples of selected members of its Stratix IV E FPGAs. For additional information about Altera's Stratix IV E FPGAs, including pricing, or to start designing your EP4SE820-based design, contact your local Altera sales representative. For general information regarding Altera's Stratix IV FPGAs, visit www.altera.com/pr/stratixiv/20090914.

About Altera

Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD (Complex PLD) A programmable logic device that is made up of several simple PLDs (SPLDs) with a programmable switching matrix in between the logic blocks. CPLDs typically use EEPROM, flash memory or SRAM to hold the logic design interconnections. See PLD and SPLD.  and ASIC devices at www.altera.com. To subscribe to Verb 1. subscribe to - receive or obtain regularly; "We take the Times every day"
subscribe, take

buy, purchase - obtain by purchase; acquire by means of a financial transaction; "The family purchased a new car"; "The conglomerate acquired a new company";
 Altera's RSS/XML news feeds, visit Altera RSS Feeds.

Altera, the Altera logo, and all other words that are identified as trademarks are, unless noted otherwise, Registered, U.S. Patent and Trademark Office, and the trademarks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders.
COPYRIGHT 2009 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2009 Gale, Cengage Learning. All rights reserved.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 14, 2009
Words:628
Previous Article:iPass Releases Industry-First Global Enterprise Wi-Fi BlackBerry Smartphone Client.
Next Article:EDmin Gives NEC an "A+" for SAN Storage Value.
Topics:

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles