Printer Friendly
The Free Library
19,585,944 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Altera Announces UTOPIA Level 2 Cores From Newest AMPP Partner, Applied Microelectronics.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Sept. 13, 1999--

Altera Corporation (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:ALTR) today announced that a new Altera Megafunction Partners Program (AMPP AMPP Apache, MySQL, PHP and Perl
AMPP Actual Medicinal Product Pack (UK)
AMPP Advanced Materials and Processing Program
(SM)) member, Applied Microelectronics Inc., has developed three UTOPIA (Universal Test and Operation PHY See physical layer and physical.  Interface for ATM) cores including a Level 2 Master Receiver, Level 2 Master Transmitter and a Level 2 Slave. The cores are optimized for Altera's industry-leading FLEX(R) 10KE family of programmable logic devices (PLDs) and parameterized for use with Altera's MegaWizard(TM) Plug-In Manager and OpenCore(TM) evaluation support. The cores are ideal interfaces for networking and asynchronous transfer mode See ATM.

(communications) Asynchronous Transfer Mode - (ATM, or "fast packet") A method for the dynamic allocation of bandwidth using a fixed-size packet (called a cell).

See also ATM Forum, Wideband ATM.

ATM acronyms.

Indiana acronyms.
 (ATM) applications, including ATM switches, network interfaces and xDSL modems. The megafunctions are fully compliant with ATM Forum A membership organization founded in 1991 to promote ATM networking technology. It worked with ANSI and the ITU to set standards. Its first specification in 1992 defined the User-Network Interface (UNI). In 2004, the Forum merged with the MPLS and Frame Relay Alliance.  UTOPIA Level 2, Version 1.0 and provide future migration to advanced UTOPIA Level 3 functionality.

"We are excited about expanding our partnership with Applied Microelectronics, a member of the Altera Consultant Alliance Program (ACAPSM) since 1998," said Luanne Stechert, Altera's AMPP program manager. "Applied Microelectronics has capitalized on its extensive experience in data communications data communications, application of telecommunications technology to the problem of transmitting data, especially to, from, or between computers. In popular usage, it is said that data communications make it possible for one computer to "talk" with another.  to develop cores that will accelerate design cycles for PLD (Programmable Logic Device) Refers to a variety of logic chips that are programmable at the customer's site, the customer being the vendor of the finished chip, not the end user.  customers."

UTOPIA Cores Designed for ATM Applications

Applied Microelectronics' UTOPIA Level 2 Master Receiver and Master Transmitter megafunctions are interfaces between a non-proprietary local bus and the PHY layer. Both Level 2 cores handle the polling and selection of the PHY addresses and provide flow control of the data in both octet An eight-bit storage unit. In the international community, octet is often used instead of byte.

(jargon, networking) octet - Eight bits. This term is used in networking, in preference to byte, because some systems use the term "byte" for things that are not 8 bits long.
 and cell level.

The UTOPIA Level 2 Slave core is a multi-PHY, multi-clock domain, bi-directional interface between a local bus and the ATM layer. The megafunction works in octet or cell level and incorporates two rate-matching FIFOs, each with a cell depth of four. The UTOPIA Level 2 Slave is composed of a transmitter and receiver that operate independently.

The UTOPIA cores support parameter selection through Altera's MegaWizard(TM) Plug-In manager. The UTOPIA Level 2 Master cores have configuration parameters that can be set at compile time or by use of inputs to set core modes. The UTOPIA Level 2 Slave core has configuration parameters that can be set at compile time or upon instantiation (programming) instantiation - Producing a more defined version of some object by replacing variables with values (or other variables).

1. In object-oriented programming, producing a particular object from its class template.
. These features provide adaptability and efficient usage of the device's logic gates. As a result, the same core can be used in different applications with different environments and requirements.

"The UTOPIA cores are optimized to run at speeds of up to 50-MHz, and support local bus widths of 8 or 16 bits," said Sean Brogan, director of sales for Applied Microelectronics. "This flexibility allows for easy instantiation into a wide variety of ATM applications, particularly when implemented in Altera PLDs."

Evaluation, Pricing and Availability

Applied Microelectronics' UTOPIA megafunctions are currently available for evaluation via Altera's OpenCore(TM) capability on Altera's website, or through the Applied Microelectronics website at http://www.appliedmicro.ns.ca. The OpenCore evaluation feature contains simple simulation files and provides designers a restricted license to instantiate In object technology, to create an object of a specific class. See instance.

instantiate - instantiation
, compile and simulate encrypted megafunctions, within the application, to verify size and performance prior to purchasing. Pricing for an encrypted netlist for the three cores is $15,000 U.S. Individually, the UTOPIA Level 2 Master Receiver and Level 2 Master Transmitter are bundled together for $8,000 U.S.; the UTOPIA Level 2 Slave is priced at $8,000 U.S. Both megafunctions include Encrypted Text Design Files, Design Include Files, Design MegaWizard Plug-in Executable and documentation. Source code and simulation files are available by contacting Applied Microelectronics directly.

About AMPP

The Altera Megafunction Partners Program, established in August 1995, was created to bring the advantages of design reuse to users of Altera PLDs. AMPP is an alliance between Altera and developers of IP cores that encourages megafunction development. Altera provides technical information and training to the AMPP partners, who create and support IP cores targeted for Altera programmable logic devices. Currently, there are 30 AMPP partners who offer 100 megafunctions. Customers may automatically request a free evaluation of any of these cores through Altera's megafunction listings at http://www.altera.com/html/mega/mega.html.

About Applied Microelectronics Inc.

An established leader in the design and development of embedded systems applications, Applied Microelectronics' technology expertise helps clients and partners bring quality products to market quickly and cost effectively. Over the last 18 years, Applied Microelectronics has developed a wide variety of embedded systems incorporating FPGAs, CPLDs, microcontrollers, multi-tasking real-time operating systems, DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  technology and high-performance digital boards. These systems have enabled companies such as AlliedSignal Corporation, Lockheed Martin Canada, General Dynamics, Newbridge Networks, Spar Aerospace, and DY 4 Systems improve their product or service time-to-market. More information about Applied Microelectronics can be found at http://www.appliedmicro.ns.ca.

About Altera

Altera Corporation, The Programmable Solutions Company(TM), was founded in 1983 and is a worldwide leader in high-performance, high-density programmable logic devices and associated computer aided engineering (application) Computer Aided Engineering - (CAE) Use of computers to help with all phases of engineering design work. Like computer aided design, but also involving the conceptual and analytical design steps.  (CAE (1) (Computer-Aided Engineering) Software that analyzes designs which have been created in the computer or that have been created elsewhere and entered into the computer. ) logic development tools. Programmable logic devices are semiconductor chips that offer on-site programmability to customers. The chips are programmed using tools that run on personal computers or engineering work stations. User benefits include ease of use, lower risk and fast time-to-market. The company offers the broadest line of CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  programmable logic devices that address high-speed, high-density and low-power applications. Altera products serve a broad range of markets, including telecommunications, data communications, computer peripherals and industrial applications. Altera common stock is traded on the Nasdaq Stock Market Nasdaq stock market

The first electronic stock market listing over 5000 companies. The Nasdaq stock market comprises two separate markets, namely the Nasdaq National Market, which trades large, active securities and the Nasdaq Smallcap Market that trades emerging growth companies.
 under the symbol ALTR. More information on Altera can be obtained on the worldwide web at http://www.altera.com.

Note to Editors: Altera, The Programmable Solutions Company, AMPP, FLEX, OpenCore, and specific device designations are trademarks and/or service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the property of their respective holders.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1CANA
Date:Sep 13, 1999
Words:944
Previous Article:Tower Semiconductor Announces Wafer Supply Agreement With Motorola.
Next Article:Industrie Natuzzi S.p.A. Announces 1999 First Half Results.
Topics:



Related Articles
Altera Ships First 0.18-Micron APEX 20KE for SOPC-Based Communications Design.
Altera and AMPP Partner Northwest Logic Announce 266-MHz DDR SDRAM Controller.
Altera and Palmchip Partner to Speed Time-to-Market For System-On-A-Programmable-Chip Integration.
Altera Ships World's Largest Programmable Logic Device.
Mentor Graphics Delivers Broad Portfolio of Twenty Inventra IP Cores for Altera Programmable Logic Devices.
Altera and Alcatel Team Up to Deliver Gigabit Ethernet IP Core.
Altera Announces New IP Cores for the Communications Market.
ALTERA SHIPS MERCURY DEVICE FAMILY - THE WORLD'S FIRST PROGRAMMABLE ASSP.
SYSTEM-ON-A-PROGRAMMABLE CHIP: HERE AND NOW.
AMPP: combining SMP and MPP to speed database queries.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles