Printer Friendly
The Free Library
14,758,148 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Altera Announces True-LVDS -TM- Solution; Increases Data Transfer Rates to Industry-Leading 840 Mbps.


Business Editors & High Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--June 1, 2000

Altera Corporation (Nasdaq: ALTR) announced today that it supports 840 megabits per second (unit) megabits per second - (Mbps, Mb/s) Millions of bits per second. A unit of data rate. 1 Mb/s = 1,000,000 bits per second (not 1,048,576).

E.g. Ethernet can carry 10 Mbps.
 (Mbps) low voltage differential (hardware) Low Voltage Differential - (LVD) A method of driving SCSI cables that will be formalised in the SCSI-3 specifications. LVD uses less power than the current differential drive (HVD), is less expensive and will allow the higher speeds of Ultra-2 SCSI. LVD requires 3.  signaling (LVDS (Low Voltage Differential Signaling) A transmission method for sending digital information. LVDS sends data over data high and data low lines rather than data and ground. ) with its True-LVDS(TM) technology in the 0.18-micron APEX(TM) 20KE family of programmable logic devices (PLDs). The new True-LVDS capability offers a 35 percent performance improvement over the current LVDS I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
 bandwidth of 622 Mbps. Altera's True-LVDS solution is made possible by the design of dedicated functionality into the APEX silicon. With further enhancements to the True-LVDS solution, this dedicated silicon functionality will allow Altera to increase LVDS speeds well above the one gigabit per second (Gbps) performance level. No other programmable logic vendor offers the capability to run LVDS at these speeds.

Altera's True-LVDS solution offers dramatically improved performance, low power consumption, low electro-magnetic interference (EMI (ElectroMagnetic Interference) An electrical disturbance in a system due to natural phenomena, low-frequency waves from electromechanical devices or high-frequency waves (RFI) from chips and other electronic devices. Allowable limits are governed by the FCC. ) and high noise immunity with a high common mode range, all of which are required by many high-speed communications applications. The True-LVDS solution is also compliant to the TIA/EIA-644 and IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  1596.3 standards. The True-LVDS solution is made possible by an innovative design technology that consists of a dedicated serializer/deserializer, a robust phase-locked loop, true differential I/O drivers, and dedicated de-skew circuitry. Alternative LVDS implementations found in other PLDs use CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  outputs that require external resistor networks, lack other dedicated support features, and are susceptible to transmission errors due to noise. As a result, these alternative implementations cannot achieve the high performance of Altera's True-LVDS solution.

These industry-leading advancements in LVDS circuitry continue to underscore the suitability of Altera's APEX 20KE devices for complex communications applications such as dense wave division multiplexing (spelling) wave division multiplexing - A common misnomer for wavelength division multiplexing.  (DWDM (Dense WDM) The term given to wavelength division multiplexing (WDM) when significantly more channels were being added. Since WDM is increasingly more "dense" all the time, both terms are used synonymously. See WDM.

DWDM - wavelength division multiplexing
) systems. Current DWDM systems require optical components to ensure high-quality transmission at 622 Mbps per channel. Altera offers a solution to reduce cost of ownership by utilizing an Altera Reed-Solomon forward error correction A communications technique that can correct bad data on the receiving end. Before transmission, the data are processed through an algorithm that adds extra bits for error correction. If the transmitted message is received in error, the correction bits are used to repair it.  (FEC See forward error correction.

FEC - Forward Error Correction
) intellectual property core to correct errors that are introduced when using lower-cost optical components. This intellectual property core adds the FEC data to the SONET OC-12 data, which increases the LVDS bandwidth requirement to 666 Mbps/channel. The APEX 20KE True LVDS solution easily supports this additional bandwidth requirement. Altera's True-LVDS solution provides the optimum price and highest performance for communications applications such as terabit routers, switch fabrics, and enterprise storage network equipment.

"Altera's True-LVDS solution, running at 840 Mbps, offers increased bandwidth that is needed in communications applications," said Steve Mensor, Altera director of components marketing. "By designing dedicated functionality into the silicon, Altera can meet higher speed requirements while maintaining high noise immunity to ensure quality transmissions. No other programmable logic vendor offers this capability."

About the APEX(TM) 20KE Family

Altera's APEX 20KE family consists of 10 devices spanning from 30,000 to 1.5 million gate densities (113,000 to 2.5 million maximum system gates). Altera's unique MultiCore(TM) architecture combines look-up table (LUT (LookUp Table) An array or matrix of values that contains data that is searched. See index and color palette. )-based logic and product-term logic with flexible embedded memory. The MultiCore architecture consists of large blocks called MegaLAB(TM) structures, each of which is connected via Altera's continuous FastTrack(R) interconnect routing structure. An embedded system block (ESB) within a MegaLAB structure contains 2,048 programmable bits that can be configured to support on-chip memory, including dual-port RAM and content-addressable memory (CAM).

About Altera

Altera Corporation, The Programmable Solutions Company(R), was founded in 1983 and is a leading supplier of programmable logic devices and associated logic development software tools. Programmable logic devices are semiconductor chips that can be programmed on-site, using software tools that run on personal computers or engineering workstations. User benefits include ease of use, lower risk and fast time-to-market. Altera's CMOS-based programmable logic devices address high-speed, high-density and low-power applications in the telecommunications, data communications, computer peripheral and industrial markets. Altera common stock is traded on the Nasdaq Stock Market Nasdaq stock market

The first electronic stock market listing over 5000 companies. The Nasdaq stock market comprises two separate markets, namely the Nasdaq National Market, which trades large, active securities and the Nasdaq Smallcap Market that trades emerging growth companies.
 under the symbol ALTR. More information on Altera can be obtained on the Internet at http://www.altera.com.

Altera, The Programmable Solutions Company, True-LVDS, APEX, MultiCore, MegaLAB, FastTrack, and specific device designations are trademarks and/or service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the property of their respective holders.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 1, 2000
Words:695
Previous Article:Atmel to Produce RFICs for QUALCOMM's Sixth Generation CDMA Chipset.
Next Article:GlobalNet, Inc. Announces the Retention of Gerard Klauer Mattison & Co. as Its Investment Banker.
Topics:



Related Articles
Altera Announces UTOPIA Level 2 Cores From Newest AMPP Partner, Applied Microelectronics.
GDA Technologies, Inc. Partners with the California Institute of Technology to Develop a Wide Bandwidth Multi-channel Extendable Digital Correlator...
Altera Ships World's Largest Programmable Logic Device.
Altera Announces New Family of IP Cores Designed for PMC-Sierra's POS-PHY Solutions.
NewPort Communications Announces World's Most Highly Integrated, Lowest Power OC-48 SONET Transceiver.
Altera Announces First PLD Family Using All-Layer Copper Interconnect.
Altera and Alcatel Team Up to Deliver Gigabit Ethernet IP Core.
Altera Announces New IP Cores for the Communications Market.
ALTERA SHIPS MERCURY DEVICE FAMILY - THE WORLD'S FIRST PROGRAMMABLE ASSP.(Product Announcement)
IDT introduces new family of high-performance LVDS fan-out buffers.(low-voltage differential signaling )

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles