Printer Friendly
The Free Library
19,585,946 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Aldec's New Co-Simulation Wizard for Simulink Offers Support for Mixed HDL/System Design.


Business Editors/High-Tech Writers

HENDERSON, Nev.--(BUSINESS WIRE)--Oct. 22, 2003

Aldec, Inc., a pioneer in mixed language simulation and advanced design tools for ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  devices, announced today its Co-Simulation Wizard for Simulink(R) for use with the Simulink modeling and simulation software Simulation software is based on the process of imitating a real phenomenon with a set of mathematical formulas. It is, essentially, a program that allows the user to observe an operation through simulation without actually running the program.  from The MathWorks.

Available in Aldec's Active-HDL 6.1, the Co-Simulation Wizard for Simulink provides system designers with an advanced co-simulation solution for verification of system models developed in Simulink and digital logic developed in Active-HDL. The co-simulation enables designers to achieve more efficient and bug-free code earlier in the design cycle.

With the availability of the Co-Simulation Wizard for Simulink, system engineers can now verify all components of a design in a single environment. Active-HDL's new Co-Simulation Wizard for Simulink allows HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  components to co-exist with Simulink models, including MATLAB (MATrix LABoratory) A programming language for technical computing from The MathWorks, Natick, MA (www.mathworks.com). Used for a wide variety of scientific and engineering calculations, especially for automatic control and signal processing, MATLAB runs on Windows, Mac and  algorithms, in a combined simulation flow. As a result, designers can ensure that both hardware and software components are accurate and functional prior to FPGA implementation without having to rewrite HDL model or software algorithms.

For more information about Aldec's Active-HDL Co-Simulation Wizard for Simulink, please visit http://www.aldec.com/Support/Application_Notes/knowledgebase/ AN0164_Simulink_Interface.htm

For more information about Aldec please visit http://www.aldec.com.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Oct 22, 2003
Words:206
Previous Article:Pcubed Delivers Consistent and Efficient Analysis of Programs Spread across Multiple Departments, with Its New 'Program Intelligence' Solution Using...
Next Article:Manulife Private Account Introduces Three New Multi Cap Portfolios.
Topics:



Related Articles
Release 12 from Mathworks.
QuickLogic Partners With Aldec to Provide Advanced VHDL Simulation.
Aldec's Design Flow Manager Customized for QuickLogic Devices; Provides Users With a Powerful Development Platform for Managing QuickLogic Designs.
Aldec and Celoxica Release Mixed HDL- AND C- Language Design Environment for FPGA Developers; Partnership Focuses on Needs of High-Density FPGA Users.
Xilinx delivers world's first FPGA-based DSP software tool with JTAG interface.
Aldec to Showcase New Verification Products and Solutions at DAC 2005, Booth #1023.
Altera's Quartus II 6.0 Offers Integrated HDL Support for Aldec's Simulator.
Lattice Semiconductor and Aldec Deliver Quality Design Solution.
Aldec and Actel Deliver Co-verification Solution for ARM-based FPGA Design.
Aldec Supports The MathWorks Simulink(R) Fixed Point.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles