Printer Friendly
The Free Library
14,528,975 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Agere Systems Introduces Clock Driver Chips With Industry-Leading Jitter and Skew Performance, Made in Mainstream IC Technology.


Business & High-Tech Editors

ALLENTOWN, Pa.--(BUSINESS WIRE)--August 7, 2001

Agere Systems (NYSE NYSE

See: New York Stock Exchange
: AGR AGR advanced gas-cooled reactor .A) today announced two new clock driver chips - specialized integrated circuits (ICs) for distributing and synchronizing signals in electronic systems - that offer industry-leading jitter and skew performance.

The first chip, the LCK LCK Lock (street type)
LCK Lymphocyte-Specific Protein-Tyrosine Kinase
LCK Lim Chu Kang (Singapore)
LCK Lai Chi Kok (Hong Kong)
LCK Library Construction Kit
LCK License Key
4950, offers output frequencies up to 180 megahertz (MHz). The second, the LCK4801, offers output frequencies of 336 MHz to one gigahertz (GHz). The new chips are the second and third in a family of high-performance clock drivers from Agere Systems, and are targeted for high-end computer workstations, servers and networking systems. Like the LCK4953 chip that Agere introduced last year, the new chips are made using mainstream complementary metal oxide semiconductor See CMOS.

(integrated circuit) Complementary Metal Oxide Semiconductor - (CMOS) A semiconductor fabrication technology using a combination of n- and p-doped semiconductor material to achieve low power dissipation.
 (CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes. ) IC fabrication technology. They exceed the performance characteristics of other pin-compatible devices made using more specialized bipolar or BiCMOS fabrication technologies, especially with regard to improved jitter and skew and lower power dissipation.

"As system speeds increase, system designers are requiring improved skew and jitter performance to meet stringent clock synthesis and distribution requirements," said Ken Timko, performance products manager in the Analog Products organization of Agere Systems. "By exceeding the specifications of leading clock drivers on the market today, these products can enhance system performance by allowing for greater system predictability."

The LCK4950 can accommodate the most demanding clock tree designs by employing a fully differential phase-locked-loop (PLL PLL - phase-locked loop ) design. A 3.3-volt compatible chip, it offers output frequencies up to 180 MHz with peak-to-peak jitter performance of 35 picoseconds (ps) typical (50 ps maximum) and output-to-output skew performance of 150 ps typical (300 ps maximum).

The LCK4950 has nine low-skew configurable outputs to support the timing requirements of high-performance mainboard Same as motherboard. , I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
, or peripheral applications. The chip offers an internal oscillator oscillator

Mechanical or electronic device that produces a back-and-forth periodic motion. A pendulum is a simple mechanical oscillator that swings with a constant amplitude, requiring the addition of energy at each swing only to compensate for the energy lost because of air
 (using an external crystal or ceramic resonator) and can also accept a TTL (1) (Time To Live) A parameter in a network packet that sets a time limit to its validity. In order to prevent an IP packet from propagating endlessly through the network, the value in the TTL field is reduced by each router.  level reference clock input. The device is pin-compatible with the Motorola MPC (1) (Mobile PC) A handheld or laptop computer. See handheld computer, laptop computer and Ultra-Mobile PC.

(2) (MultiPath Channel) See multipath.
950 clock driver, making it a second-source choice for manufacturing.

A feedback select (FBsel) pin allows for a wider range of input frequencies. When connected low, the lower input frequency range is selected providing output frequencies of up to eight times the input. The higher input range is allowed when FBsel is connected high.

There are four banks of outputs where each bank has a dedicated divide select (fsel). Depending on the divide selection, the outputs are one half, one quarter, or one eighth of the VCO (1) (Voltage Controlled Oscillator) An oscillator that can be tuned over a wide range of frequencies by applying a voltage (tuning voltage) to it. Used in many applications such as radio tuners, VCOs are less costly than crystal oscillators, but not as stable.  speed.

The REF_SEL (SELect) A toggle switch on a printer that takes the printer alternately between online and offline.

1. SEL - Self-Extensible Language.
2. SEL - Subset-Equational Language.
 switch allows selection between a crystal input or a clock driven input. Connecting PLL_EN LOW and REF_SEL HIGH will disable the phase locked loop when the crystal oscillator is not used. In this mode, LCK4950 will be in clock buffer mode where any clock applied to TCLK will be divided down to the four output banks. This is ideal for system diagnostic test.

The LCK4950 is fabricated using Agere's COM (1) (Computer Output Microfilm) Creating microfilm or microfiche from the computer. A COM machine receives print-image output from the computer either online or via tape or disk and creates a film image of each page. 1 modular CMOS process technology for high performance and low power dissipation. It is packaged in a seven-by-seven millimeter, 32-lead, thin quad flat pack (TQFP See QFP. ) package to provide optimum circuit board density. Production quantities are available now. Unit price is US$7.50 in quantities of 1,000.

The LCK4801 is a low-voltage, 3.3-volt HSTL HSTL High-Speed Transceiver Logic (family of logic integrated circuits)
HSTL High-Speed Transistor Logic (electronics) 
 differential clock synthesizer with output frequencies of 336 MHz to one GHz and full-period cycle-to-cycle jitter of five percent. It is designed to support single and multiple processor systems that require HSTL differential clock signals. The LCK4801 incorporates a fully integrated PLL and accepts two fully selectable clock inputs.

The LCK4801 is also fabricated using Agere's COM1 modular CMOS process technology and packaged in a seven-by-seven millimeter, 32-lead, thin quad flat pack (TQFP) package. Samples are available now, with production quantities slated for November. Production pricing is not yet available. Agere is also planning a version of this chip that supports PECL PECL PEAR (PHP Extension and Application Repository) Extended Code Language
PECL Principles of European Contract Law
PECL Positive Emitter Coupled Logic
PECL Pseudo-Emitter Coupled Logic
PECL Positive-Referenced Emitter Coupled Logic
 differential inputs, with sample availability projected for early next year.

For more product information, customers may visit Agere's Web site at www.agere.com or direct e-mail inquiries to docmaster@agere.com, attention department N98. Customers in the U.S. may contact the Agere Systems customer response center at 1-800-372-2447. Customers in Canada may call 1-800-553-2448; and customers outside of the U.S. or Canada may call +1 610 712 4323. Written inquiries may be faxed to +1 610 712 4106 or sent to Agere Systems, Room 30L-15PBA, 555 Union Boulevard, Allentown, Pa. 18109, USA.

Agere Systems is the world's No.1 provider of components for communications applications with leadership in optical components and integrated circuits. This dual capability uniquely positions Agere to deliver integrated solutions that form the building blocks for advanced wired, wireless, and optical communications networks. Agere also designs and manufactures a wide range of semiconductor solutions for communications-related devices used by consumers such as cellular phones, modems, and hard disk drives for personal computers and workstations. In addition, the company supplies complete wireless computer networking solutions through the ORiNOCO(tm) product line. More information about Agere Systems is available from its Web site at http://www.agere.com.

This release contains forward-looking statements based on information available to Agere as of the date hereof. Agere's actual results could differ materially from those results stated or implied by such forward-looking statements due to a number of risks and uncertainties. These risks and uncertainties include, but are not limited to, completion of the distribution of Agere stock by Lucent Technologies Inc., price and product competition, keeping pace with technological change, dependence on new product development, reliance on major customers and suppliers, customer demand for our products and services, availability of manufacturing capacity, components and materials, control of costs and expenses, timely completion of employment reductions and other restructuring activities, general industry and market conditions and growth rates and general domestic and international economic conditions including interest rate and currency exchange rate fluctuations. For a further discussion of these and other risks and uncertainties, see the prospectus filed by Agere with the Securities and Exchange Commission on March 28, 2001, and the company's report on Form 10-Q for the quarterly period ended March 31, 2001. Agere disclaims any intention or obligation to update or revise any forward-looking statements, whether as a result of new information, future events or otherwise.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Aug 7, 2001
Words:1034
Previous Article:The MathWorks Launches Virtual Reality Toolbox 2.0.
Next Article:Fannie Mae Redemption.



Related Articles
Synergy Semiconductor announces three new Phase Locked Loops; new products offer flexibility, high performance and added functionality at low cost.
Hitachi's New Clock Distribution Devices Provide the Precision Timing Needed for PC-100 SDRAM DIMMs.
Semtech Introduces Industry's Lowest Skew Clock Distribution IC Family for Up To 2.6 GHZ System Performance.
Semtech Launches 11 New High-Speed ECL Logic Solutions.
Agere Systems Adds Clocked Laser Driver, 12.5 Gigabit-per-second Mux/Demux Chips to Line of High-speed Optical Networking Solutions.
ON Semiconductor Expands Clock-Management Leadership with a Trendsetting LVDS Compatible Clock Driver.
Wavecrest Selects ON Semiconductor GigaComm for Advanced Test Equipment; 12-Gbps Silicon Germanium Devices Drive Next-generation Testing Gear.
Integrated Circuit Systems, Inc. Announces New Ultra Low-Jitter Zero Delay Buffers.
Benchmark media systems DAC 1.(digital to analog converters)
Timing analysis principles for digital PCBs, Part 2: a look at common-clock bus timing concepts.(INTERCONNECT STRATEGIES)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles