Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Affirma NC Verilog Simulator Achieves 80 Percent Sales Growth and New Level of ASIC Sign Off; Momentum Gives Cadence Leadership in Verification.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--April 7, 1999--Cadence Design Systems, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) today announced it has achieved a leading percentage of Verilog simulator product sales over the past two years.

Recent contributors to this leadership position include 80 percent sales growth over the last year for its Affirma(TM) NC Verilog simulator and rapid worldwide acceptance and sign off by premier semiconductor companies.

New vendors that have awarded ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  sign off status to the Affirma NC Verilog simulator include: Texas Instruments See TI.

(company) Texas Instruments - (TI) A US electronics company.

A TI engineer, Jack Kilby invented the integrated circuit in 1958. Three TI employees left the company in 1982 to start Compaq.
, LSI LSI: see integrated circuit.


(Large Scale Integration) Between 3,000 and 100,000 transistors on a chip. See SSI, MSI, VLSI and ULSI.
 Logic Corp., Hitachi Ltd., Matsushita Electric, Samsung Electronics Samsung Electronics (SEC, Hangul:삼성전자; KSE: 005930, KSE: 005935, LSE: SMSN, LSE: SMSD) is a South Korean multinational corporation and the world's largest and leading electronics and information technology company. , and STMicroelectronics. A total of 17 semiconductor vendors have now qualified the NC Verilog simulator for hardware description language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) simulation sign off in their design flow since January of 1998.

"The Affirma NC Verilog simulator has achieved sign-off status among semiconductor vendors at an unprecedented rate compared to other HDL simulators," said Dave Kelf, director, simulation products for Cadence.

"This sign-off success coupled with our significant sales growth and our leadership position in the Verilog market is further evidence that the NC Verilog simulator has been accepted by customers as a higher performance, yet completely compatible alternative to the Verilog(R) XL simulator."

Rapid Sign off By ASIC Companies

"To ensure the success of our customers, TI requires logic simulators to go through extensive quality testing before providing sign-off status," said Tom VandenBerge, ASIC Customer Solutions manager at Texas Instruments. "We are working closely with Cadence to ensure that the Affirma NC Verilog simulator meets our high quality standards and plan to support the tool in product releases later this year. TI continues to focus on allowing customers to come to a single supplier for all system-level integration needs. This tool provides exceptional simulation performance and an architecture that will allow customers to introduce mixed-language simulation and other verification techniques into their design environment."

"LSI Logic is working to satisfy the requirements of customers designing complex system-on-a-chip (SOC) designs," said Jeff Vanderlip, marketing manager, CAD and methodology, ASIC technical marketing for LSI logic. "Designers will benefit from the Affirma NC Verilog simulator's exceptional performance, capacity, and productivity features, such as compiled standard delay format (SDF (Standard Data Format) A simple file format that uses fixed length fields. It is commonly used to transfer data between different programs.

SDF Pat Smith 5 E. 12 St. Rye NY Bob Jones 200 W. Main St. Palo Alto CA Comma delimited "Pat Smith","5 E.
)."

In the last year, other companies that have awarded sign off status or full support include, AMI, Fujitsu Ltd., IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries)  (full support), Kawasaki LSI U.S.A. Inc., Kawasaki Steel Corp., Lucent Technologies, Mitsubishi Electric Mitsubishi Electric Corporation (三菱電機株式会社   Corp., OKI Electric Industry Corp., Ltd., Ricoh Company, Ltd. (support), Sanyo Electric Company, Ltd., Toshiba Corp., and VLSI Technology VLSI Technology, Inc was a company which designed and manufactured custom and semi-custom ICs. The company was based in Silicon Valley, with headquarters at 1109 McKay Drive in San Jose, California. .

Sales Driven by Simulator Flexibility, Performance

Increased demand for the Affirma NC Verilog simulator has resulted from the growing need to manage SOC verification complexity, where logic verification now consumes 60 to 70 percent of the design cycle. Some of its capabilities include: -0-

--   The Affirma NC simulators are based on the Cadence INCA
     technology, which allows for simulation of components written in
     either Verilog or VHDL hardware description languages. It also
     gives the customer the ability to choose a mixture of event and
     cycle simulation, and enables simulation for mixed-analog and
     digital designs. This flexibility is increasingly important when
     faced with the integration of intellectual property (IP) blocks
     coming from multiple sources, which is common in SOC designs.

--   Cadence emphasizes performance across its full line of Affirma
     simulators. The recent gate cruncher performance enhancements
     increased gate-level simulations by three times compared to
     earlier versions of the simulator giving the Affirma NC Verilog
     simulator a performance advantage in both register transfer level
     (RTL) and gate-level simulations. Performance enhancements to the
     Affirma family of simulators are delivered to maintenance
     customers at no additional charge as they are released.

--   The NC simulators provide an evolutionary path to other advanced
     verification technologies, such as equivalence checking, model
     checking, and HW/SW co-verification. Since all of these
     technologies are rooted in the common INCA technology, customers
     can add these products to their existing design flow and avoid
     the pain of major process changes.

--   Cadence provides a cutting edge graphical debug and analysis tool
     with the Affirma SimVision analysis environment and
     SignalScan(TM) wave form viewer, as well as the Coverscan(TM)
     code coverage analysis tool. A wide range of standards is
     supported, including the IEEE 1499 standard open modeling
     interface (OMI) for high-performance integration with third-party
     tools and libraries.


-0-

About Cadence

Cadence is the largest supplier of software products, consulting services Noun 1. consulting service - service provided by a professional advisor (e.g., a lawyer or doctor or CPA etc.)
service - work done by one person or group that benefits another; "budget separately for goods and services"
, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products.

With more than 4,000 employees and 1998 annual sales of $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks, and Affirma is a trademark of Cadence Designs Systems, Inc. All other trademarks are the properties of their owners.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Apr 7, 1999
Words:843
Previous Article:Cadence Affirma NC Simulator Leads With Up to Three Times Improvement in Simulation Speed; New Alliance Program Launched This Week at HDL Conference.
Next Article:Tier Technologies, Inc. Announces Agreement To Acquire Certain Assets of Automated Concepts, Inc.
Topics:



Related Articles
Cadence Affirma NC Simulator Leads With Up to Three Times Improvement in Simulation Speed; New Alliance Program Launched This Week at HDL Conference.
Cadence Adds Key Technology for Extending System-on-a-Chip Verification to the Transistor Level.
Verisity Augments Specman Elite's Simulator Support With the Addition of the Cadence Affirma NC Verilog Simulator.
Cadence Delivers Windows NT Versions of Affirma HDL Simulators; New Level of Performance and High-End Features Now Available to Windows NT Users.
Verisity's Specman Elite Adds Dual-Language Support for Cadence's Affirma NC Simulator.
Cadence Reduces Price On VHDL Simulator and Adds New VHDL Desktop Version.
Cadence and Synplicity Unveil Strategy to Address Burgeoning FPGA Market; Companies Sign Strategic OEM Agreements; Cadence Introduces FPGA Studio...
Cadence Adds Low-Cost, High-Productivity Analysis Tools to Its Affirma NC Simulators.
Cadence Announces NEC's Sign-Off Status for NC-Verilog.
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles