Printer Friendly
The Free Library
19,585,946 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Advanced gate stack, source/drain and channel engineering for si-based CMOS 3; new materials, processes and equipment; proceedings.


9781566776264

Advanced gate stack, source/drain and channel engineering for si-based CMOS 3; new materials, processes and equipment; proceedings.

Advanced Gate Stack, Source/Drain and Channel Engineering for Si-based CMOS (4th: 2008: Phoenix, AZ) Ed. by P. J. Timans et al.

Electrochemical Society

2008

474 pages

$117.00

Hardcover

ECS transactions; v.6, no.1

TK7871

The editors (of North Carolina State U., Qualcomm MEMS Technologies, and Mattson Technology Inc. in the United States; Tokyo Institute of Technology in Japan; Institute of Microelectronics in Singapore; and NXP Semiconductors Research in the Netherlands) present 53 papers from the international symposium on Advanced Gate Stack, Source/Drain and Channel Engineering for Si-based CMOS: New Materials, Processes and Equipment 4 (CMOS stands for complementary metal-oxide semiconductor), held in May 2008 as part of the 213th Meeting of the Electrochemical Society. Following the keynote on the semiconductor industry's Nanoelectronics Research Initiative, opening papers discuss dopant activation and diffusion and include studies of novel flash-lamp and laser annealing approaches. The next section covers gate-stack engineering, with most papers focusing on atomic-layer deposition-grown high-k/metal gate stacks, although several address the recent implementation of high-k/metal gate CMOS in volume manufacturing. Channel engineering is addressed next in chapters that discuss the use of strain; the incorporation of new materials such as silicon-germanium, germanium, and III-V compounds; and new device configurations based on fin-shaped field effect transistors and nanowires. The next set of papers explores contacts, focusing on new approaches and materials that can help overcome the challenge of parasitic resistance in highly scaled CMOS. The remaining papers discuss novel processes for advanced memory technologies.

([c]20082005 Book News, Inc., Portland, OR)

COPYRIGHT 2008 Book News, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2008 Gale, Cengage Learning. All rights reserved.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:SciTech Book News
Article Type:Book review
Date:Sep 1, 2008
Words:275
Previous Article:Advanced gate stack, source/drain and channel engineering for si-based CMOS 3; new materials, processes and equipment; proceedings.
Next Article:Atomic layer deposition applications 3; proceedings.
Topics:



Related Articles
Straining for speed: in search of faster electronics, chip makers contort silicon crystals.
Advanced si-based ceramics and composites; proceedings.
Formation of silicon nitride; from the 19th to the 21st century.
Characterization and Metrology for ULSI Technology: Proceedings. (CD-ROM included).
Recent developments in advanced materials and processes; proceedings.
Silicon materials science and technology; proceedings.
Fabrication of SiGe HBT BiCMOS technology.
Advanced gate stack, source/drain and channel engineering for si-based CMOS 3; new materials, processes and equipment; proceedings.
Atomic layer deposition applications 3; proceedings.
Physics and technology of high-k gate dielectrics; proceedings.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles