Printer Friendly
The Free Library
14,757,006 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Adaptive Silicon and Atrenta Partner to Provide RTL Coding Rules for Programmable Logic Cores.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Oct. 8, 2001

Combined Product Assures Best RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  Design Practices to Achieve

Silicon Density and Performance Goals

Adaptive Silicon, Inc. (ASi) of Los Gatos Los Gatos (lôs gä`tōs, lŏs, găt`əs), city (1990 pop. 27,357), Santa Clara co., W Calif.; inc. 1887. It is an affluent residential community and health resort. , Calif., and Atrenta Inc. of San Jose, Calif., today announced that ASi is developing an Adaptive Silicon specific rule set that will be bundled with Atrenta's SpyGlass RTL rule checking software. ASi will OEM (Original Equipment Manufacturer) The rebranding of equipment and selling it. The term initially referred to the company that made the products (the "original" manufacturer), but eventually became widely used to refer to the organization that buys the products and  and distribute SpyGlass-AdaptiveSilicon with the custom ASi rules with a future release of its Millennium PLC software, which is used to implement designs in ASi's MSA (Metropolitan Service Area) An urban area with at least 50,000 people plus surrounding counties. There are 306 MSAs and 428 RSAs (rural service areas) in the U.S. MSAs and RSAs are used to allocate cellular licenses.  2500 Programmable Logic See PLD.  Core.

"The use of SpyGlass by our licensees and their customers will provide assurance that their RTL designs meet best practices for designing for our unique embedded programmable logic cores," said Joe Mastroianni, vice president of product development at Adaptive Silicon. "Since our licensees are designing large, complex system-on-chip (SoC) designs, the enforcement of good design practices will help them to achieve their density and performance goals with a minimum of design iteration cycles."

"By offering a custom rule checker to its customers, ASi will speed the design process and make it much easier for designers to employ their embedded programmable logic," said Ghulam Nurie, senior vice president of marketing and business development at Atrenta. "SpyGlass' built-in synthesis engine allows for very thorough checking of complex rule violations that can be easily missed in RTL coding. By catching and correcting these violations before time consuming synthesis and simulation runs, designers can be spared the agony of making gate-level changes to their designs."

Advantage of Embedded Programmable Logic

By architecting a family of products with embedded programmable logic, it is possible to produce a number of different silicon products from a single die, avoiding the increasing costs of masks, prototype silicon and parallel engineering development efforts.

Embedded programmable logic also permits high-risk blocks of a SoC device to be modified after first silicon is produced. Consequently, such devices may be fabricated fab·ri·cate  
tr.v. fab·ri·cat·ed, fab·ri·cat·ing, fab·ri·cates
1. To make; create.

2. To construct by combining or assembling diverse, typically standardized parts:
 earlier in the development process without risking modification of the overall design and re-spinning the silicon. Embedding programmable logic also provides the flexibility to modify devices once shipped to customers to upgrade algorithms or accommodate changes in standards or protocols in applications like communications and image processing image processing

Set of computational techniques for analyzing, enhancing, compressing, and reconstructing images. Its main components are importing, in which an image is captured through scanning or digital photography; analysis and manipulation of the image, accomplished
.

Benefits of Rule Checking

By checking RTL code up front, designers can eliminate time-consuming design iterations. Problems are detected and corrected at the RT level, prior to synthesis, enabling a highly efficient and productive design process. The designs created are better optimized, reusable, and go through the design flow with minimal problems. Time-consuming verification iterations can be eliminated by catching problems up front By including a fast synthesis engine, Atrenta has taken rule checking to a new level, providing checks never before possible for things like combinational loops and complex synchronization problems.

ASi expects to make SpyGlass-Adaptive Silicon available in the fourth quarter of 2001.

About Atrenta

Atrenta's unique SpyGlass rule checker captures, aggregates, distributes and applies collective knowledge and constraints critical for correct and efficient design of electronic products. Atrenta's customers, such as Agilent, Apple, ARM, Canon, Compaq, Hitachi, LSI LSI: see integrated circuit.


(Large Scale Integration) Between 3,000 and 100,000 transistors on a chip. See SSI, MSI, VLSI and ULSI.
 Logic, Motorola, National Semiconductor and NCR (NCR Corporation, Dayton, OH, www.ncr.com) A technology company specializing in financial terminal transactions, retail systems and data warehousing. Until the late 1990s, NCR was heavily invested in the hardware side of the industry, known worldwide as a major manufacturer of computers , are using SpyGlass to achieve shorter overall design cycles, increased design productivity and lower costs. Atrenta, a spin-off of Interra, Inc., is headquartered in San Jose, California San Jose (IPA: /ˌsænhoʊˈzeɪ/) is the third-largest city in California, and the tenth-largest in the United States. It is the county seat of Santa Clara County. , with European headquarters in Swindon, England, and a sales and support distributor in Japan. For further information, visit the Atrenta website at www.atrenta.com or call 1-866-ATRENTA.

About Adaptive Silicon, Inc.

Adaptive Silicon, Inc. (ASi) is a privately financed silicon intellectual property (IP) company. ASi licenses a Programmable Logic Core(tm) (PLC() that semiconductor and systems companies embed into large system chip ASSPs and ASICs. The company announced its MSA 2500 Programmable Logic Cores and the companion Millennium PLC Software products in the Spring of 2001. ASi is located in Los Gatos, California “Los Gatos” redirects here. For the Argentine rock band, see Los Gatos (band).
Los Gatos is an incorporated town in Santa Clara County, California, United States. The population was 28,592 at the 2000 census.
, and may be reached at 408-335-2700, or via the world wide web at info@adaptivesilicon.com or www.adaptivesilicon.com.

Programmable Logic Core and PLC are trademarks of Adaptive Silicon, Inc. Spyglass is a trademark of Atrenta, Inc.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 8, 2001
Words:675
Previous Article:Attention Followers of UCAR International Inc.; Conference Call Announcement.
Next Article:CellPoint Funding Reaches US$6.55 Million.



Related Articles
SYSTEM-ON-A-PROGRAMMABLE CHIP: HERE AND NOW.(from Altera)(Company Business and Marketing)
Adaptive Silicon Announces Next-Generation Software for the MSA 2500 Programmable Logic Core.
LogicVision Teams With Atrenta to Address Embedded Test Compliance in RTL; RTL Checking Can Save Up To Months of Re-Design.
Atrenta's SpyGlass 3.0 Predictive Analysis Tool Detects Gate-level Problems in RTL Code; SpyGlass 3.0 Offers Industry's First Structural Analysis of...
Atrenta Introduces First True RTL Testability Analysis Tool; SpyGlass DFT is First Tool to Find Testability Issues Normally Only Found at the Gate...
Atrenta Announces Nova-ExploreRTL/VeriLint Replacement Program; Upgrade to SpyGlass Offers Significant New Capabilities and Ensures Future Support.
Atrenta and Xilinx Partner to Deliver Predictive Analysis for Virtex Platform FPGAs.
AMD selects Atrenta's SpyGlass to predict downstream design issues early in the design cycle.
Atrenta Leverages Web to Enable Strategic Partners to Deliver Customized Predictive Analysis; New OEM Sponsorship Model Provides Token-Based...
Atrenta and Aptix Partner to Deliver Predictive Analysis for Pre-Silicon Prototyping Platform; Streamlines SoC Integration and Verification.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles