Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Accellera and the IEEE Announce Approval of New and Revised Electronic Design Standards; New IEEE Standards Improve Nanometer Design Library Descriptions, Synthesis, VHDL.


Business Editors/High-Tech Writers

NAPA, Calif.--(BUSINESS WIRE)--Oct. 7, 2003

Accellera, the EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  organization focused on language-based design standards Design standards

Specifications of materials, physical measurements, processes, performance of products, and characteristics of services rendered. Design standards may be established by individual manufacturers, trade associations, and national or
, and the IEEE Standards Association The Institute of Electrical and Electronics Engineers Standards Association (IEEE-SA) is a leading developer of global industry standards in a broad-range of industries, including:
  • Power and Energy
  • Biomedical and Healthcare
  • Information Technology
 (IEEE-SA IEEE-SA Institute of Electrical and Electronic Engineers-Standard Association ) today announced that Accellera's Advanced Library Format (ALF ALF - Algebraic Logic Functional language ) has been approved as IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  1603-2003. In addition, the VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  and Verilog RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  synthesis standards have passed balloting and are now IEEE 1076.6-1999 and IEEE 1364.1-2002, respectively, and IEEE 1076-2002 (VHDL) adds new features.

These IEEE standards improve nanometer design library descriptions and tools, Verilog and VHDL and synthesis.

"Accellera's objective is to have the IEEE formalize and certify cer·ti·fy  
v. cer·ti·fied, cer·ti·fy·ing, cer·ti·fies

v.tr.
1.
a. To confirm formally as true, accurate, or genuine.

b.
 all our standards," noted Dennis Brophy, Accellera chairman. "The ALF standard and the Verilog and VHDL standard improvements are examples of how Accellera's members work with and support the leading international electronics standards body to improve the IC design process."

About IEEE 1603 (ALF)

IEEE 1603 standardizes the language and semantic representation for design libraries. It supports an RTL to GDSII GDSII Graphic Design System II  descriptions of functional, electrical performance and layout views for technology libraries, scalable from cells to complex hierarchical design blocks.

The ALF effort was started in 1996. ALF was released as an Accellera standard in 2000. Accellera assigned the ALF copyright to the IEEE in 2001, and ALF became an IEEE project. The objective was to create a standard that addresses long-term library modeling requirements for next-generation EDA applications and maintain compatibility and interoperability The capability of two or more hardware devices or two or more software routines to work harmoniously together. For example, in an Ethernet network, display adapters, hubs, switches and routers from different vendors must conform to the Ethernet standard and interoperate with each other.  with existing library formats and development practices.

About Verilog and VHDL RTL Synthesis Standards

The IEEE 1076.6 and 1364.1 (Verilog and VHDL RTL) synthesis standards define the syntax and semantics semantics [Gr.,=significant] in general, the study of the relationship between words and meanings. The empirical study of word meanings and sentence meanings in existing languages is a branch of linguistics; the abstract study of meaning in relation to language or  that can be used by all compliant RTL synthesis tools to achieve uniformity and interoperability.

IEEE 1076 (VHDL) Improvements

The IEEE 1076 standard includes three enhancements. The definition of concatenation and real types improves portability among tools. VHDL now supports multi-byte characters within comments. This allows users to document their designs in their native language, such as Japanese, Korean and Chinese. Buffer mode ports are improved so that they can be easily used with OUT or INOUT mode ports. When designing library components or designing a block that uses library components, this change makes it easy to use a single coding style (single port type) that can be used in any context.

Price and Availability

IEEE 1076 (VHDL) and IEEE 1364 (Verilog) documentation is available at www.ieee.org or by calling 1.800.678.IEEE. A draft of the ALF (IEEE 1603) documentation is available at www.eda.org/alf.

About Accellera

Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process. For more information, please visit www.accellera.org.

About the IEEE Standards Association

The IEEE Standards Association, a globally recognized standards-setting body, develops consensus standards through an open process that brings diverse parts of an industry together. These standards set specifications and procedures based on current scientific consensus. The IEEE-SA has a portfolio of more than 870 completed standards and more than 400 standards in development. Over 15,000 IEEE members worldwide belong to IEEE-SA and voluntarily participate in standards activities. For further information on IEEE-SA see: http://standards.ieee.org.


Notes to editors
Acronyms:
ALF                 Advanced Library Format
API                 Application Programming Interface
EDA                 Electronic Design Automation
GDSII               Graphic Design System II
HDL                 Hardware Description Language
IC                  Integrated Circuit
IEEE                Institute of Electrical and Electronic Engineers
IEEE 1076           IEEE VHDL standard
IEEE 1364           IEEE Verilog HDL standard
IEEE 1603           IEEE ALF standard
RTL                 Register Transfer Level
VHDL                VHSIC (Very High-Speed IC) HDL



Accellera acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 7, 2003
Words:610
Previous Article:Axcelis Announces Timing of Third Quarter Conference Call and Live Webcast.
Next Article:Multimedia Available: Nintendo's Early Holiday Spirit Keeps Giving.



Related Articles
Accellera's HDLCon 2002 Attendance Increases 30%, Proceedings Available; Language-based Electronic Design Conference Attracts Over 600 Attendees,...
Interra Systems Announces Certification Program for EDA Tools; Certification Program is Designed to Enhance Interoperability and Quality of EDA Tools.
Accellera Approves Four New Design Verification Standards.
Revision Of IEEE Verilog Standard Passes Major Milestone with Receipt of Nine Technology Donations.
Accellera Elects Officers, Announces Plans for Coming Year.
Accellera Joins IEEE Standards Association; Corporate Membership Will Shape Direction of Technology and Marketplace Application.
Accellera Announces Formation of Library Characterization & Interoperability Committee, Invites Electronics Industry to Participate.
Accellera Announces Significant Improvement in Electronic Design & Verification, Approves SystemVerilog 3.1a Standard, Begins IEEE Process.
Verific ships first commercially available SystemVerilog parser.
Accellera Approves New VHDL Standard, an Applications Programming Interface to Improve Design Portability.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles