Printer Friendly
The Free Library
14,716,216 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

AccelChip Partners with Pinpoint Solutions to Provide Structured ASIC Design and Methodology Services.


Business Editors & Technology Writers

MILPITAS, Calif.--(BUSINESS WIRE)--April 28, 2004

To bolster their move into the new structured ASIC A type of application specific IC (ASIC) chip that contains blocks of logic, called "tiles" or "modules," that have their transistors already wired together forming gates along with some combination of multiplexors, flip/flops, look up tables and the like.  market, AccelChip Inc., the industry's only provider of automated flows from MATLAB (MATrix LABoratory) A programming language for technical computing from The MathWorks, Natick, MA (www.mathworks.com). Used for a wide variety of scientific and engineering calculations, especially for automatic control and signal processing, MATLAB runs on Windows, Mac and (R) algorithms to silicon, is partnering with Pinpoint Solutions, Inc. to provide third-party design and methodology services to their mutual customers. A fully-independent design services company, Pinpoint assists clients in all aspects of ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  design, from high-level design The introduction to this article provides insufficient context for those unfamiliar with the subject matter.
Please help [ improve the introduction] to meet Wikipedia's layout standards. You can discuss the issue on the talk page.
 to integration, verification, synthesis, physical design, and more.

AccelChip offers next-generation synthesis solutions that enable a true top-down flow for digital signal processing See DSP.

Digital Signal Processing - (DSP) Computer manipulation of analog signals (commonly sound or image) which have been converted to digital form (sampled).
 (DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive ) design. The new AccelChip(R) DSP Synthesis tool accelerates the ASIC, structured ASIC, and FPGA development process by providing automatic IC implementation and verification flow for DSP algorithms.

"We are seeing an ever increasing amount of DSP design moving from standard DSP processors because of increased performance demands. By including AccelChip DSP Synthesis tools in our repertoire, we can now offer an automated path from MATLAB to silicon implementation," said Peter Parsons, president and founder, Pinpoint Solutions. "AccelChip solutions increase productivity and provide unheard of flexibility by allowing algorithm developers to explore design implementation possibilities without ever touching their golden MATLAB source."

"Pinpoint Solutions has worked on more than 200 ASIC designs and been responsible for more than 10 million chips, representing $100 million in silicon revenue. Its commitment to high-end digital design efficiency makes it an ideal partner to help our mutual customers navigate the ASIC design waters," said Tom Feist feist   also fice
n. Chiefly Southern U.S.
A small mongrel dog.



[Variant of obsolete fist, short for fisting dog, from Middle English fisting,
, vice president of Sales & Marketing, AccelChip. "Our partnership will allow us to continue to expand services and capabilities as both businesses grow."

About the Companies

Pinpoint Solutions, Inc. (PSI) is the premier design services provider in the Rocky Mountain region The Rocky Mountain Region is a floristic region within the Holarctic Kingdom in western North America (Canada and the United States) delineated by Armen Takhtajan and Robert F. Thorne. . PSI provides ASIC and FPGA design, verification and methodology expertise to ever-increasing complex FPGA and ASIC designs. Using seasoned ASIC methodologies for FPGA design and verification is becoming increasingly critical for fast and successful deployment of FPGA-based SOC product solutions. All the technical benefits PSI offers to services clients have been applied to the creation of PS-IP core products. PSI focuses on standards-based IP to solve critical problems facing the emerging telecom and datacom markets. More information on PSI can be found at www.asic-design.com.

AccelChip Inc. develops and markets a MATLAB-based architectural synthesis environment, intellectual property, and consulting services that enable a true, top-down DSP design. AccelChip's unique DSP Design Automation (DDA DDA Disability Discrimination Act (1995, UK)
DDA Downtown Development Authority
DDA Doha Development Agenda
DDA Delhi Development Authority
DDA Department for Disarmament Affairs
DDA Demand Deposit Account
DDA Domain Defined Attribute
) solutions link the domain-specific DSP design environment with industry-standard FPGA, ASIC, and structured ASIC design flows and are proven to dramatically accelerate the DSP design cycle and increase the quality of results. Founded in 2000, AccelChip is located in Milpitas, California, and has design centers in Portland, Oregon, and Carlsbad, California. AccelChip's Web address is www.accelchip.com.

AccelChip and AccelWare are registered trademarks of AccelChip Inc. All other trade names referenced are the service marks, trademarks, or registered trademarks of their respective companies.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Apr 28, 2004
Words:486
Previous Article:Standex Declares Quarterly Cash Dividend.
Next Article:Research and Markets: Capital Markets Directory 2004: Detailing 50,000 Leading Professionals in 170 Countries, 5,000 Banks and Financial Institutions.
Topics:



Related Articles
Silicon Architects Group of Synopsys Discloses Partnerships; Top ASIC Suppliers and Systems Houses Join to Forge New Design Technology Standard For...
Fujitsu Qualifies Tera Systems' Design Planning Solution.
AccelChip Joins The MathWorks' MATLAB Connections Program.
Synplicity Announces ASIC Physical Synthesis Software; Company Also Introduces Customized Physical Synthesis Software for LSI Logic's RapidChip...
Synplicity Enhances RTL Prototyping Software Solution.
Faraday Adopts Cadence Encounter Platform for Structured ASIC Design.
AccelChip Joins Synopsys in-Sync Program; Company to Offer Immediate Support of Design Compiler, Design Compiler FPGA Flows.
Xilinx intros next-gen EasyPath FPGAs priced below structured ASICs.(Field Programmable Gate-Array, Application Specific Integrated Circuit)
Mentor Graphics Announces Synthesis Support for HardCopy II Structured ASIC Devices.
Xilinx and AccelChip Deliver Industry's First Design Flow from MATLAB/Simulink and System Generator to Verified FPGA System.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles