Printer Friendly
The Free Library
14,557,847 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

AccelChip Expands Model-Based Design Solution with Automated Generation of C++ Verification Models; M2C-Accelerator Speeds the Creation and Verification of C Models from MATLAB by Up to 1000x.


MILPITAS, Calif. -- AccelChip Inc., the industry's leading provider of DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  semiconductor IP and algorithmic synthesis software for model-based design, today announced the immediate availability of its 2006.1 version of AccelChip(R) DSP Synthesis and AccelWare(R) IP toolkits. New in 2006.1 is M2C-Accelerator(TM), an option to AccelChip DSP Synthesis that extends the company's model-based design solution adding automatic generation of C++ verification models from MATLAB (MATrix LABoratory) A programming language for technical computing from The MathWorks, Natick, MA (www.mathworks.com). Used for a wide variety of scientific and engineering calculations, especially for automatic control and signal processing, MATLAB runs on Windows, Mac and .

M2C M2C Market2customer (Monitor Group marketing strategy division)
M2C Mono-to-Color Conversion (color printers) 
 Accelerator Converts 'Golden' Floating-Point MATLAB Model to Fixed-Point C++

Prior to M2C-Accelerator, companies designing algorithms in MATLAB that experienced excessive verification run times, or required system-level verification in a C environment, were required to manually convert MATLAB models to C. Now, this process is made automatic, fast and error-free with M2C-Accelerator. Design teams are now able to develop algorithms faster and explore a range of architectural solutions in less time. The C++ models generated by M2C-Accelerator can be used in MATLAB(R), Simulink(R), Xilinx System Generator and standalone C verification environments.

AccelChip's M2C-Accelerator customers working on algorithms for applications such as 802.11 and global positioning satellites (GPS) have reported increased verification performance of up to 1000X using M2C-Accelerator in their C-based verification suites and up to 150X in MATLAB simulations when compared to the current fixed-point MATLAB run-times.

M2C-Accelerator provides improved fix-point verification speeds with easy-to-read C++ code, enabling more design iterations per day in a choice of Model-Based Design environments. The result is significant time savings for model development and time-to-market advantage over conventional design flows.

New AccelProbe Feature Provides Graphical Feedback

To streamline the process of targeting DSP algorithms to ASICs and FPGAs, the 2006.1 release of AccelChip DSP Synthesis also introduces a new feature called AccelProbe. AccelProbe assists the automated floating-point to fixed-point conversion process by providing graphical feedback, including quantized quan·tize  
tr.v. quan·tized, quan·tiz·ing, quan·tiz·es Physics
1. To limit the possible values of (a magnitude or quantity) to a discrete set of values by quantum mechanical rules.

2.
 signal-to-noise ratio The ratio of the power or volume (amplitude) of a signal to the amount of unwanted interference (the noise) that has mixed in with it. Measured in decibels, signal-to-noise ratio (SNR or S/N) measures the clarity of the signal in a circuit or a wired or wireless transmission channel.  and quantization (1) The division of a range of values into a single number, code or classification. For example, class A is 0 to 999, class B is 1000 to 9999 and class C is 10000 and above.

(2) In analog to digital conversion, the assignment of a number to the amplitude of a wave.
 histogram histogram
 or bar graph

Graph using vertical or horizontal bars whose lengths indicate quantities. Along with the pie chart, the histogram is the most common format for representing statistical data.
 reports on any variable in the design. The AccelProbe feature can be used in conjunction with either fixed-point MATLAB or fixed-point C simulations.

"Rapid verification at all levels of abstraction is the cornerstone of model-based design," said Bradley Armstrong, AccelChip's vice president of engineering. "To reduce risk and development time, it is imperative each model used be a derivative of the golden source so that the end product matches the original specification. Companies spend typically 10x their algorithm development time ensuring the algorithmic model (programming) Algorithmic Model - A method of estimating software cost using mathematical algorithms based on the parameters which are considered to be the major cost drivers. , system-level model, RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  model and gate level models all represent the same design and we have seen many examples where costly re-spins were required when errors were not found up front. With M2C-Accelerator, AccelChip now provides this level of security for companies that rely on C as part of their design flow."

Availability and Pricing

Version 2006.1 of AccelChip DSP Synthesis with IP-Explorer Technology, M2C-Accelerator, Export System Generator and AccelWare IP Generator Toolkits are all now shipping. Current AccelChip maintenance customers will receive the new release at no additional fee. M2C-Accelerator and Export System Generator are available as options to AccelChip DSP synthesis. Pricing for AccelChip DSP Synthesis starts at $15K for a six month time-based license. Pricing for M2C-Accelerator starts at $5K for a six month license. For more information and pricing, please email sales@accelchip.com.

About the Company

AccelChip Inc. is the industry's leading provider of semiconductor IP and software for MATLAB and Simulink DSP algorithms targeting silicon. The company develops and markets design tools, integrated verification flows, and parametric IP toolkits that combine to automate the development and implementation of DSP algorithms in FPGAs and ASICs. AccelChip's proven solution integrates the domain-specific DSP design environment (MATLAB and Simulink) with industry-standard hardware design flows from Aldec, Altera, Cadence, Mentor Graphics Mentor Graphics, Inc (NASDAQ: MENT) is a US-based multinational corporation dealing in electronic design automation (EDA) for electrical engineering and electronics, as of 2004, ranked third in the EDA industry it helped create. , Synplicity, Synopsys, The MathWorks, and Xilinx. Founded in 2000, AccelChip is located in Milpitas, California Milpitas (IPA pronunciation: mɪlpitʌs; inhabitants are called 'Milpitans') is a city in Santa Clara County, California. It is located with San Jose to its south and Fremont to its north, at the eastern end of Highway 237 and generally between Interstate freeways 680 and , and has design centers in Portland, Oregon, and Carlsbad, California Carlsbad is a coastal resort-town in northern San Diego County, California. According to the state Department of Finance, the city had a total population of 90,271 in 2003. . AccelChip's Web address is www.accelchip.com. For more information, contact Wendy Truax at 503-351-0103 or by email at wendy@hipcom.com.

AccelChip and AccelWare are registered trademarks of AccelChip Inc. All other trade names referenced are the service marks, trademarks, or registered trademarks of their respective companies.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jan 9, 2006
Words:672
Previous Article:Barracuda Networks Announces Investment from Sequoia Capital and Francisco Partners.(Company Profile)
Next Article:Need for Long Term Care Insurance Revealed by Population Demographics, says www.Long-Term-Care-Insurance-Planners.com.
Topics:



Related Articles
Xilinx and Mentor Graphics Announce Stamp Support for System-Level Verification.
Release 12 from Mathworks.(new software introduction)(Product Announcement)
AccelChip Joins The MathWorks' MATLAB Connections Program.
AccelChip Inc. Extends Leadership in Algorithmic Synthesis with New IP.
AccelChip's New IP-Explorer Technology Takes DSP Algorithm Optimization to New Heights.
AccelChip Broadens Linear Algebra Intellectual Property Offering; See the New IP Generators at the GSPx Conference October 24-27.
AccelChip to Showcase IP-Explorer Technology at GSPx; Paper to Be Presented on QRD-RLS Adaptive Filtering in Beamforming Applications.
AccelChip DSP Synthesis with IP-Explorer Technology to Be Demonstrated at SDR Forum; Paper to Be Presented on Finite-Precision Effects of the Matrix...
The MathWorks Introduces Link for Code Composer Studio Development Tools 2; Texas Instruments and The MathWorks Collaborate on Upgrade to Deliver...
The MathWorks and Analog Devices Introduce Link for Analog Devices VisualDSP++.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles