Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ASE Establishes Cadence Design Flow to Provide High-Performance IC Packaging Solutions; New Flow Addresses Customer Challenges in High-Speed, High-Data Rate Designs.


Business Editors/High-Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Nov. 21, 2002

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. announced today that Advanced Semiconductor Engineering, Inc. (ASE (Adaptive Server Enterprise) A relational DBMS from Sybase that runs on Windows NT/2000, Linux and a variety of Unix platforms. ASE is a comprehensive and robust data management product with a long history dating back to the late 1980s. ), Taiwan, has established an analysis-driven IC packaging design flow based on Cadence cadence, in music, the ending of a phrase or composition. In singing the voice may be raised or lowered, or the singer may execute elaborate variations within the key.  Advanced Package Engineer (APE ape, any primate of the subfamily Hominoidea, with the possible exception of humans. The small apes, the gibbon and the siamang, and the orangutan, one of the great apes, are found in SE Asia. ) to address the market need for reliable, high-performance products. With the new design flow, ASE, one of the world's leading providers of semiconductor manufacturing services and advanced IC packaging, is able to help its customers meet the challenges of high-speed and high-data rate designs.

The deployment of the new ASE design flow allows engineers on both sides of the design and manufacturing relationship to analyze the system interconnect, helping to ensure package performance is optimized in the entire system. APE provides package-level interconnect characterization and signal integrity analysis so engineers can perform design trade-offs between silicon, package, and board. This relationship supports the Cadence(R) Design Chain Initiative, which helps both companies tighten development relationships throughout their design chain, optimizing the chain.

"Our customers are facing strong and various design challenges as they move to nanometer design," said J.J. Lee, vice president of research and development, ASE. "Adopting the Cadence IC packaging environment enables us to bring to the market a comprehensive and integrated packaging solution, one that addresses the challenges of high-speed, high-data rate designs."

The Cadence SPECCTRAQuest(TM) for IC Packaging design and analysis tool has being integrated in the ASE design flow. It addresses the need for ensuring signal integrity of the interconnect from the silicon through the package to the board, enabling the creation of higher performing high-speed packages. SPECCTRAQuest employs a methodology that allows development of constraints for the interconnect through pre-layout exploration, constraint-driven interconnect implementation, and concurrent validation.

"IC packaging is the critical link in a silicon-to-package-to-board design flow, which can mean the difference between overall design success or failure. With Advanced Package Designer and Advanced Package Engineer, the industry-leading IC package design tools, Cadence offers a robust set of capabilities targeted specifically at current and future packaging technologies," said Matthew Chan, president Asia Pacific, Cadence Design Systems Inc. "With ASE's adoption of Advanced Packaging Engineer, our common customers benefit from a tighter, better integrated design The introduction to this article provides insufficient context for those unfamiliar with the subject matter.
Please help [ improve the introduction] to meet Wikipedia's layout standards. You can discuss the issue on the talk page.
 chain."

About ASE

Advanced Semiconductor Engineering Inc. (ASE Inc.) was founded in 1984 and is a member of the ASE Group. ASE Inc. is one of the world's leading providers of semiconductor manufacturing services and a leading provider of a comprehensive range of advanced IC packaging. ASE Kaohsiung, the flagship company in ASE Group, possesses expertise in product and process technology for the manufacturing of CSP (1) (Certified Systems Professional) An earlier award for successful completion of an ICCP examination in systems development. See ICCP.

(2) (Commerce Service P
, high- frequency packages, MCM (MultiChip Module or MicroChip Module) A chip package that contains several bare chips mounted close together on a substrate (base) of some kind. , flip chip A chip packaging technique in which the active area of the chip is "flipped over" facing downward. Instead of facing up and bonded to the package leads with wires from the outside edges of the chip, any surface area of the flip chip can be used for interconnection, which is typically done , and wafer bumping manufacturing.

The ASE Group is a global leader specialized in the semiconductor backend total solutions for the semiconductor industry. The company offers customers turnkey services for integrated tests, packaging, system assembly, and product delivery. For more information and provided services of ASE Group, please visit web site at www.aseglobal.com.

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields. , the world's largest technical professional society, honored Cadence with its 2002 Corporate Innovation Recognition award. With approximately 5,500 employees and 2001 revenues of approximately $1.4 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. . More information about the company, its products and services are available at www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks and SPECCTRAQuest is a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Nov 21, 2002
Words:639
Previous Article:Elegant Illusions, Inc. Reports October 2002 Revenues.
Next Article:International Aircraft Investors Reports Third Quarter Results.
Topics:



Related Articles
Cadence and Amkor Announce Alliance to Provide System-in-Package -- SiP -- Technology Solutions.
Cadence and Agere Announce Strategic Alliance to Develop Chip I/O Planning Capability.
SMIC and Cadence Collaborate to Launch SMIC Reference Flow; SMIC-Cadence Reference Flow Deploys Cadence Encounter Platform.
ADVISORY/Cadence Design Systems Presents Demonstrations at DAC Showcasing the Latest Electronic Design Automation Technologies.
Cadence Announces Industry's First Complete Environment for Gigabit-Speed PCB Systems Design.
Optimal Corporation Signal Integrity Extraction Technologies Enhance New Cadence Allegro Platform for Efficient System Interconnect Design Solutions.
New Cadence Allegro Platform Delivers On-Target, On-Time, High-Speed System Interconnect Design.
Fluent Supports New Cadence Allegro System Interconnect Design Platform.
TSMC Reference Flow 5.0 is First to Enable Power Closure; Industry-Leading Methodology Includes New Tools for Full Power Closure.
TSMC and Cadence Tackle Low Power Challenges at 90 Nanometers and below with New TSMC Reference Flow.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles