Printer Friendly
The Free Library
14,557,981 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

AGILENT'S NETWORKING AND COMPUTING GROUP INCORPORATES VERPLEX FORMAL VERIFICATION SOLUTION IN DESIGN FLOW.


Agilent Technologies' Networking and Computing ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  Group has incorporated the Verplex formal verification
"Verifiability" redirects here. For the Wikipedia policy, see Wikipedia:Verifiability.


In the context of hardware and software systems, formal verification
 software into its design flow.

Verplex's Tuxedo Logic Equivalence Checker (LEC (1) (LAN Emulation Client) A software driver that provides LAN emulation (LANE) in an ATM network. It resides in an ATM end station or in a computer system that provides the LAN to ATM conversion, often known as a LAN access device. See LANE. ) has been deployed into its advanced hierarchical flows to verify high-performance, multi-million-gate chips for next-generation computing and communications markets. Its designers have used Tuxedo LEC on their chip designs for more than two years.

"Verplex has combined leading-edge technology, ease of use, ease of integration and great support," notes Richard Nash Richard Nash can refer to:
  • Beau Nash, leader of fashion in 18th century Britain and Master of Ceremonies at Bath.
  • Dick Nash, American jazz trombonist
, manager for Agilent's High Performance VLSI VLSI: see integrated circuit.


(1) (Very Large Scale Integration) Between 100,000 and one million transistors on a chip. See SSI, MSI, LSI and ULSI.

(2) (VLSI Technology, Inc., Tempe, AZ, www.semiconductors.
 Design Automation Group. "As a result, Tuxedo LEC has helped us meet our aggressive product cycles and customers' turn-around requirements. It also has enabled Agilent to formally verify large designs that we have implemented using our most advanced design flows which include physical synthesis and timing-optimized design methodologies."

With more than three decades of design and manufacturing experience, Agilent Technologies This article needs sources or references that appear in reliable, third-party publications. Alone, primary sources and sources affiliated with the subject of this article are not sufficient for an accurate encyclopedia article.  is a leading application specific integrated circuit (ASIC) supplier in today's marketplace. Agilent offers state-of-the-art hierarchical design methodology and an excellent design-for-test capability that provides unsurpassed test coverage. These strengths, combined with an extensive intellectual property (IP) portfolio, facilitate rapid integration of quality, high-performance ASICs for applications including communications, imaging and computing.

"Verplex offers the complete tool suite that focuses solely on the verification flow," says Nash. "As a result, Tuxedo LEC provides us with verification independent from the electronic design automation software we utilize to create and implement our designs."

Tuxedo LEC combines speed, performance, capacity and ease of use for the rapid and reliable formal verification of full-chip designs. It compares register transfer level (RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ) code to flattened or hierarchical netlists for multi-million gate designs in minutes or hours, instead of days or weeks required by comparable tools.
COPYRIGHT 2001 Millin Publishing, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Title Annotation:Product Information
Comment:AGILENT'S NETWORKING AND COMPUTING GROUP INCORPORATES VERPLEX FORMAL VERIFICATION SOLUTION IN DESIGN FLOW.(Product Information)
Publication:EDP Weekly's IT Monitor
Geographic Code:1USA
Date:Jun 11, 2001
Words:281
Previous Article:DOWSLAKE MICROSYSTEMS UNVEILS INDUSTRY'S FIRST INTELLIGENT OPTICAL SUBSYSTEM PLATFORM.(Product Announcement)
Next Article:SPRINT AND ZLAND AGREE TO DEVELOP NETWORK OPS CENTER.(Company Business and Marketing)
Topics:



Related Articles
Unisys Joins Growing List of Synopsys' Formality Faithful; Formality Cuts Down Verification Time From 17 Days to Four Days.
Silicon Value Selects Verplex Formal Verification Tools For Design Centers.
Synplicity's ``Partners in Prototyping'' Program Takes the Guesswork Out of ASIC RTL Prototyping.
EDA Companies Partner to Launch Another Series of Verification Seminars in USA; Verification Leaders Team Up to Deliver Verify2000 Seminars.
Synopsys Releases Revolutionary Arithmetic Solver Technology in Formality; Formality Improves Verification Performance and Tackles Largest...
VERPLEX SHIPS FULL-CHIP FORMAL RTL DESIGN VERIFICATION TOOL THAT CUTS LEARNING CURVE.(Brief Article)(Product Announcement)
Synplicity and Verplex Ink Joint Development Agreement; Partnership to Integrate Best-of-Breed Tools in New ASIC and PLD Design Flows.
NEC CORPORATION STANDARDIZES ON VERPLEX FORMAL VERIFICATION TOOLS.
LogicVision Certifies Verplex's Formal Verification for Its Embedded Test Flow; Product Interoperability Shortens Time-to-Market.
Sunplus selects Verplex to verify all chip designs.(deploys Conformal Logic Equivalence Checker)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles