Printer Friendly
The Free Library
19,573,962 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ADVISORY/SynTest's Presentation at EDA&T in Taiwan Covers How to Reduce Test Costs.


News & Assignment Editors/High-Tech Writers

ADVISORY...for Friday (Oct. 4)

Electronic Design & Automation Expo

--(BUSINESS WIRE)

Who
SynTest Technologies, Inc., the leading supplier of DFT (Design
for Test) tools and services for SOC (System On Chip) design, presents
and exhibits at the Electronic Design & Automation Expo (EDA&T)
(http://www.english.edatexpo.com/)

What
Presentation
VirtualScan(TM): The best scan test reduction solution
Hsin-Po Wang and Jacky Yeh, SynTest Technologies

When/Where
Presentation
October 4, 2002
1-1:50 p.m.
Room 2

Exhibit
October 3-4, 2002
9:30 a.m. - 5:30 p.m.

Lakeshore Hotel
No. 51, Lane 775, Ming Hu Rd.
Hsinchu, Taiwan



About SynTest

SynTest Technologies, Inc. develops and markets advanced Design For Test (DFT DFT - discrete Fourier transform ) and Design For Debug/Diagnosis (DFD DFD - Data Flow Diagram ) tools to semiconductor companies, ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  designers and test groups throughout the world. Headquartered in Sunnyvale, California Sunnyvale ([sʌniveil]) is a city in Santa Clara County, California, United States. It is one of the major cities that make up the Silicon Valley. As of the 2000 census, the city population was 131,760. , the company has offices in Taiwan, Korea and Japan. The company's products improve an electronic design's testability and fault coverage, and result in reduced defect levels, reduced costly tester time, and reduced slippage in time-to-market. These products include tools for built-in self-test (BIST BIST - Built-in Self Test ) for logic and memory, boundary-scan synthesis, DFT testability analysis, scan synthesis, automatic test-program generation (ATPG ATPG Automatic Test Pattern Generation
ATPG Automatic Test Program Generator
), concurrent fault simulation, silicon debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  and diagnosis. More information is available at www.syntest.com.

SynTest Technologies Inc. is headquartered at 505 South Pastoria Ave., Suite 101, Sunnyvale, California 94086, Phone: 408/720-9956, E-Mail: info@syntest.com.

Notes to editors:

VirtualScan is a trademark of SynTest Technologies, Inc.

All other tradenames and trademarks are the property of their respective owners.

Acronyms:
ASIC:          Application Specific Integrated Circuit
BIST:          Built In Self-Test
DFD:           Design for Debug/Diagnosis
DFT:           Design for Test
SOC            System On Chip

COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Oct 2, 2002
Words:281
Previous Article:Multimedia Available: HMSHost Vice President Linda Moore Chairs Economic Development Issue Forum.
Next Article:Future Design Automation Expands to North America, Appoints Bob Barker VP Sales & Marketing.
Topics:



Related Articles
ADVISORY/SynTest Focuses on DFT Tools and Services at FSA Expo.
REMINDER/SynTest's Presentation at EDA&T in Taiwan Covers How to Reduce Test Costs.
SynTest Continues to Grow, Opens 2nd R&D Office in Taiwan.
ADVISORY/SynTest Showcases VirtualScan at International Test Conference.
ADVISORY/SynTest Announces Silicon Valley Seminar Focused On How To Reduce SOC Test Cost; November 7, 2003, Hilton Garden Inn, Mountain View.
SynTest Signs e2m Systems as Its Distribution Partner for Germany, Austria and Switzerland.
SynTest Joins MagmaTies Program; Will Integrate Test Tools into Magma's RTL-to-GDSII Design Flow.
SynTest Signs Logicad as Distribution Partner for India.
SynTest Establishes Operations in China and Appoints Hyperform as Distributor; SynTest Opens New Center for R&D and Customer Support.
TSMC 90 nanometer libraries support Nexsys 90NM production.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles