Printer Friendly
The Free Library
14,538,373 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ADVISORY/Future Design Automation Hosts Free C to RTL Synthesis Workshops; Algorithm Developers, System Architects, Hardware Designers and Verification Engineers Are Invited.


Business Editors/High-Tech Writers

ADVISORY...for Friday Friday: see Sabbath; week.

Friday

young Indian rescued by Crusoe and kept as servant and companion. [Br. Lit.: Robinson Crusoe]

See : Servant
 (Jan. 10, 17, 24)

--(BUSINESS WIRE)


WHO
Future Design Automation, a developer of electronic systems-level
(ES-level) design software, invites algorithm developers, system
architects, hardware designers and verification engineers to attend
its Behavioral Synthesis workshop and learn how to create
synthesizable RTL from C algorithm descriptions.

WHERE
Future Design Automation
675 N. First Street, Suite PH3
San Jose, CA 95112

WHEN
Friday, January 10, 1:30-5:30
Friday, January 17, 1:30-5:30
Friday, January 24, 1:30-5:30



Contact:

To register, please send an email to rich@future-da.com with the words "Training Class" in the subject line and the date you would like to attend. For more information, please call 408/279-3135.

About Future Design Automation

Future Design Automation Co., Ltd. is an electronic system-level design software developer and supplier, headquartered in Tokyo Tokyo (tō`kēō), city (1990 pop. 8,163,573), capital of Japan and of Tokyo prefecture, E central Honshu, at the head of Tokyo Bay. , Japan. Future Design Automation's software supports systems architects and systems designers using C and C++. For more information, please visit, www.future-da.com.

Note to Editors: All trademarks and tradenames are the property of their respective holders.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Dec 19, 2002
Words:178
Previous Article:Tenet December 19 Statement.
Next Article:Conceptus and Olympus Sign Agreement to Support Essure Introduction in United States.



Related Articles
REMINDER/Future Design Automation Hosts Free C to RTL Synthesis Workshops; Algorithm Developers, System Architects, Hardware Designers and...
ADVISORY/ Future Design Automation Demonstrates C to RTL Flow at EDS Fair; January 30 and January 31, 2003, Pacifico, Yokohama, Japan.
REMINDER/ Future Design Automation Demonstrates C to RTL Flow at EDS Fair; January 30 and January 31, 2003, Pacifico, Yokohama, Japan.
ADVISORY/Future Design Automation Announces Free February C to RTL Synthesis Workshops.
REMINDER/Future Design Automation Announces Free February C to RTL Synthesis Workshops.
REMINDER/Future Design Automation Announces Free February C to RTL Synthesis Workshops.
Future Design Automation Introduces SystemCenter, Expedites C to RTL Flow.
REMINDER/Future Design Automation's ES-Level Demos at DAC Showcase DSP and Embedded SW Development Applications, HW/SW Co-Design, Synthesis.
AccelChip Inc.'s Enhanced DSP Synthesis Tool Decreases DSP Design Costs; Accelerates Time to Market.
Bluespec Plugs ESL Synthesis Hole in SystemC; Open ESL Synthesis Extensions to SystemC Create Unified Environment for Modeling, Design, Verification.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles