Printer Friendly
The Free Library
14,529,797 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ADVISORY/Accellera and Intrinsix Host High-Level Verification Language Panel at DAC in Las Vegas.


News/Assignment Editors

ADVISORY...for Wednesday (June 20)

--(BUSINESS WIRE)

WHAT

Accellera, an electronics industry organization driving the development of language-based standards for electronic design; and Intrinsix Corp., the largest independent electronic product design company, are hosting a breakfast panel on high-level verification languages during DAC See D/A converter and discretionary access control.

DAC - Digital to Analog Converter
.

WHEN

Wednesday, June 20, 7:00 a.m.-8:30 a.m.

WHERE

Ballroom F, Las Vegas Hilton The Las Vegas Hilton is a hotel, casino, and convention center in Las Vegas, Nevada. It is a joint venture between Colony Capital, which owns 60 percent, and New York City-based REIT Whitehall Street Real Estate Funds, which owns the remaining 40 percent.  

WHO

All DAC attendees and press are invited. To reserve a place, please visit www.accellera.org/calendar.html or contact Lynn Horobin at lynn@accellera.org.

PANEL

"High-Level Verification Languages -- Where are we heading?"

As complexity has increased by orders of magnitude, designs are quickly outstripping the current capabilities of even the best design and verification tools. Methodology improvements -- including formal and semi-formal techniques, intelligent testbenches, and system design languages -- raise new questions: Where are we heading with High-Level Verification Languages? Will we have a new language soon, changes to the existing languages or adjunct languages and methods that work with the current HDLs? An all-star lineup A criminal investigation technique in which the police arrange a number of individuals in a row before a witness to a crime and ask the witness to identify which, if any, of the individuals committed the crime.  of panelists will address all of these topics.

Host

Mark Beal, Chief Technical Officer, Intrinsix Corp.

Moderator moderator - A person, or small group of people, who manages a moderated mailing list or Usenet newsgroup. Moderators are responsible for determining which email submissions are passed on to the list or newsgroup.  

Yatin Trivedi, Director of Engineering, Intrinsix Corp.

Panelists

Lee Lafrance, Head, Avant! Formal Verification
"Verifiability" redirects here. For the Wikipedia policy, see Wikipedia:Verifiability.


In the context of hardware and software systems, formal verification
 Products Group

Harry Foster, Senior Member CAD Technical Staff, Hewlett-Packard

Prakash Narain, President, CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. , Real Intent

Clive Charlwood, Group Director, R&D, Synopsys Verification Technology Group

Vigyan Singhal, President, Tempus Fugit Tempus fugit is a Latin expression meaning "time flees", more commonly translated as "time flies". It is frequently used as an inscription on clocks. The expression was first used in the verse Georgica written by Roman poet Virgil:  

Yaron Kashai, Director of Research, Verisity

About Accellera

Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process (www.accellera.org).

About Intrinsix Corp.

Intrinsix Corp. is the largest independent Electronic Product Design Outsourcing company with a network of Design Centers strategically located throughout North America North America, third largest continent (1990 est. pop. 365,000,000), c.9,400,000 sq mi (24,346,000 sq km), the northern of the two continents of the Western Hemisphere. , Europe and the Middle East. (www.intrinsix.com).

Note to Editors: All trademarks and tradenames are the property of their respective holders.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:May 17, 2001
Words:321
Previous Article:Intercell Corp. Announces Name Change, Merger and Record Date of Reverse Split of Common Stock.
Next Article:ON24 Audio Investor Alert: UPDATE: Analyst: Strong Q1 for Dell, Cut Expenses Right Places.



Related Articles
Co-Design Automation Donates SUPERLOG Component to Accellera; Move Designed to Drive New Standard Synthesizable Subset.
REMINDER/Accellera and Intrinsix Host High-Level Verification Language Panel at DAC in Las Vegas.
REMINDER/Accellera Holds Open Member Meeting with a Discussion of the International Impact of New Languages and Methodologies On Systems Design.
IBM PROPERTY SPECIFICATION LANGUAGE SELECTED AS NEW EDA STANDARD.
ADVISORY/Accellera Hosts Annual Breakfast Panel at Design Automation Conference with Novilit.
Co-Design Systemsim 2.0 Adds Advanced SUPERLOG Verification for Designers, SystemVerilog Modeling.
REMINDER/Accellera Announces Events at DAC, Invites EDA Community to Attend; June 2-June 6, 2003, Anaheim, California.
Aldec to Showcase Its System-Level Verification Solutions at DAC in Booth #2007.
Accellera Announces Events at the Design Automation Conference, June 13-16, Anaheim, California.
Accellera Approves New VHDL Standard, an Applications Programming Interface to Improve Design Portability.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles