Printer Friendly
The Free Library
19,122,083 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ADVISORY/Accellera Co-Sponsors and Supports the FDL with SystemVerilog Sessions, Invites European Design Community to Attend.


Business Editors/High-Tech Writers

ADVISORY...for Tuesday-Friday (Sept. 23-26)

FORUM on Specification & Design Languages

--(BUSINESS WIRE)

Who

Accellera, the EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  organization focused on language-based design standards, invites the electronic design community to attend the FORUM on Specification & Design Languages (FDL FDL Free Documentation License
FDL FireDogLake (website)
FDL Fond du Lac (Wisconsin, US)
FDL Facilities Data Link
FDL Facility Data Link
FDL File Definition Language
FDL Flexor Digitorum Longus
 '03) in Frankfurt, Germany and attend the Hardware Description and Verification Language (HDVL HDVL Hab Dich Voll Lieb (German) ) sessions about SystemVerilog.

What

Several members of Accellera's HDVL team will present an Overview of SystemVerilog, as well as a User Perspective.

When

1400-1530, 24 September SystemVerilog Overview

1600-1730, 24 September SystemVerilog In Use

Where

FDL takes place at the casino of the famous "Poelzig Building" in Frankfurt, Germany. For directions, please visit http://www.ecsi-association.org/ecsi/fdl/fdl03/venue.htm.

Information

Please visit http://www.ecsi-association.org/ecsi/fdl/fdl03/home.htm for more information. For more information on SystemVerilog, please visit www.systemverilog.org.

About SystemVerilog

SystemVerilog evolves the Verilog hardware description language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) (also known as IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  standard 1364) with powerful design and verification capabilities. It provides design constructs for architectural, algorithmic and transaction-based modeling. It adds an environment for automated testbench generation, while providing assertions to describe design functionality, including complex protocols, to drive verification using simulation or formal verification techniques. Its C-API (Application Programming Interface) provides the ability to mix Verilog and C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++ constructs.

About Accellera

Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process. For more information, please visit www.accellera.org.

All trademarks and tradenames are the property of their respective holders.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 19, 2003
Words:264
Previous Article:Warrantech Chairman Makes Proposal to Take Company Private -- Board Appoints Special Committee to Consider Best Strategy for Shareholders.
Next Article:National Oceanic and Atmospheric Administration Selects Akamai for Delivery of Critical Online Properties.



Related Articles
Continuing professional education.
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
ADVISORY/Accellera Chooses FDL as Venue for Electronic Design Language Presentations.
REMINDER/Accellera Chooses FDL as Venue for Electronic Design Language Presentations.
ADVISORY/Accellera Co-Sponsors and Supports SystemVerilog Seminar in Japan; Friday, August 29, 2003, Yokohama.
REMINDER/Accellera Co-Sponsors and Supports the FDL with SystemVerilog Sessions, Invites European Design Community to Attend.
ADVISORY/Accellera Hosts SystemVerilog Symposium and Vendor Fair in Silicon Valley; Thursday, December 4, 2003, Santa Clara, California.
REMINDER/Accellera Hosts SystemVerilog Symposium and Vendor Fair in Silicon Valley; Thursday, December 4, 2003, Santa Clara, California.
DC in a week.
Verific ships first commercially available SystemVerilog parser.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles