Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ADVISORY/Accellera Chairman, Dennis Brophy, To Speak About SystemVerilog During DesignCon East Verification Session; Monday, June 23, 2003, Marlborough, Massachusetts.


Business Editors/High-Tech Writers

ADVISORY...for Mon. (June June: see month.  23)

--(BUSINESS WIRE)

Accellera

Who

Accellera (www.accellera.org), the EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  organization focused on language-based design standards Design standards

Specifications of materials, physical measurements, processes, performance of products, and characteristics of services rendered. Design standards may be established by individual manufacturers, trade associations, and national or
, invites the electronic design community to hear Dennis Brophy, Accellera chairman, and others speak about electronic design verification and SystemVerilog at DesignCon East

What

Special Presentation

SystemVerilog: The Answer to Verification Diversity?

Modern verification methodologies in use at leading electronics companies are notable both for their complexity and diversity. With significant technological advancements occurring at a rapid pace, verification flows tend to consist of powerful tools combined in an ad hoc For this purpose. Meaning "to this" in Latin, it refers to dealing with special situations as they occur rather than functions that are repeated on a regular basis. See ad hoc query and ad hoc mode.  fashion. Accellera's SystemVerilog has been described as the "unification (programming) unification - The generalisation of pattern matching that is the logic programming equivalent of instantiation in logic. When two terms are to be unified, they are compared.  agent" to integrate this disconnected flow, thereby enabling new design and verification productivity levels. But what impact can the driving language have on an overall methodology, and is SystemVerilog the answer? This panel, made up of noted technical experts from the user community along with electronic design automation tool vendors, will explore these questions and more.

When

Monday, June 23, 2003

4:15-4:45pm

Where

Royal Plaza The Royal Plaza is a 394-room resort on the property of Walt Disney World Resort in Lake Buena Vista, Florida. It is located across from the Downtown Disney area. The resort originally opened as The Royal Inn in October 1972.  Hotel and Trade Center

Marlborough, Massachusetts Marlborough is a city in Middlesex County, Massachusetts, United States. The population was 36,255 at the 2000 census. The name of this town is sometimes spelled as Marlboro, rather than Marlborough, which is the official spelling.  

Registration Information

Please visit http://www.iec.org/events/2003/designcon_east/ for more information and to register.

About Accellera

Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process. For more information, please visit www.accellera.org.

All trademarks and tradenames are the property of their respective holders.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 20, 2003
Words:246
Previous Article:Runco Announces Home Entertainment Projector Based on New Widescreen DLP Technology.
Next Article:ADVISORY/More than 1,500 Volunteers to Participate in 11th Annual L.A. Works Day.



Related Articles
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
IBM PROPERTY SPECIFICATION LANGUAGE SELECTED AS NEW EDA STANDARD.
ADVISORY/Accellera Offers Free SystemVerilog Seminar in Munich, Germany; Accellera's Language Evolution: An Introduction to SystemVerilog, Thursday,...
International Engineering Consortium: Teradyne Takes Leadership Role at DesignCon East in Boston in June.
REMINDER/Accellera Chairman, Dennis Brophy, To Speak About SystemVerilog During DesignCon East Verification Session; Monday, June 23, 2003,...
Accellera Elects Officers, Announces Plans for Coming Year.
Accellera Sponsors & Presents at GSPx Conference; Open Meeting Offers SystemVerilog & PSL Updates, Assertion-Based Design & IP Integration Panel.
ADVISORY/Accellera Chairman, Dennis Brophy, to Speak at 2nd SystemVerilog Workshop about the IEEE's Electronic Design Standardization Process.
Verific ships first commercially available SystemVerilog parser.
IEEE Recognizes Mentor Graphics' Dennis Brophy and Dave Rich for Contributions to SystemVerilog Standard.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles