Printer Friendly
The Free Library
14,558,825 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

@HDL Appoints Marubeni Solutions in Japan; Leading Japanese Distributor to Market and Support PSL and SystemVerilog Functional Verification Products.


Business Editors/High-Tech Writers

MILPITAS, Calif. & TOKYO--(BUSINESS WIRE)--April 28, 2004

@HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. , Incorporated, a leading vendor of electronic design automation solutions for semiconductor design and verification, today announced the appointment of Marubeni Solutions Corporation (MSOL MSOL Microchips Shop on Line
MSOL Master of Science Organizational Leadership (educational degree)
MSOL Microsoft Open License
MSOL Microsoft Office Live
) as its exclusive distributor in Japan. Effective immediately, MSOL will be responsible for all technical pre- and post-sales support, marketing and business development activities, covering the complete line of assertion-based verification products from @HDL for use by the Japanese engineering community.

The @Verifier and @Designer products from @HDL have demonstrated to be highly effective in accelerating the task of functional verification for leading-edge SoC and ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  design teams worldwide. Notable @HDL installations in Japan include Renesas and Toshiba, which have seen significant verification productivity improvements.

"To truly take advantage of the upcoming 90nm and 65nm technologies, it is imperative that the advanced semiconductor development teams uncover the various errors of logic design in the efficient, early design stages of their SoC projects. By incorporating support for standard assertion languages, powerful formal model checking solvers and extensive multiple clock domain verification, MSOL looks to further penetrate other leading-edge semiconductor organizations with @HDL," stated Masabumi Doi, Director and General Manager of Marubeni Solutions Corporation. "We are very pleased to be working with @HDL, the verification technology leader, with the outstanding demonstrated effectiveness of their @Verifier and @Designer products, delivering excellent use-ability, performance and capacity in assertion-based functional verification."

"MSOL has extensive experience in working to deliver leading edge products to meet the challenges of ever more complex semiconductor designs. With their excellent reputation for providing superior technical support and in building strong customer relationships, we believe that our relationship with MSOL will allow the design teams in Japan to significantly increase their verification productivity and allow widespread adoption of assertion-based methods with our products," stated Badru Agarwala, @HDL President and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. .

@Verifier and @Designer Products

The @Verifier family is the industry's most comprehensive assertion-based verification product available today, with support for both PSL 1. PSL - Portable Standard Lisp.
2. PSL - Problem Statement Language. See PSL/PSA.
 and SystemVerilog. The family includes @Verifier-DP for distributed processing on existing simulation server farms and @Verifier-ZX, adding the powerful formal solvers based on the IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries)  RuleBase technology. @Verifier helps designers and verification engineers to quickly find bugs earlier in the design cycle by incorporating some of the latest advancements in technologies ranging from formal solver algorithms, to design and space reduction techniques, and extensive support for multiple clock domain verification and analysis.

An industry first, @Designer-PRO delivers a complete solution for expressing, visualizing, debugging, verifying and leveraging assertions. Included in the product is the patent-pending @HDL Assertion Studio(TM) technology; to provide the link between the difficulty of learning assertion languages and the need for high-quality assertions to speed up the RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  functional verification process.

About Marubeni Solutions

Marubeni Solutions Corporation (MSOL, Shibuya-ku, Tokyo, President Tsunesuke Kimura), headquartered in Tokyo, Japan, is a leading company introducing Japan and Asia to advanced technology products from all over the world. The main business is sales, consulting, maintenance/technical servicing and CAD/CAM/CAE Systems. For more information, see http://www.msol.co.jp/.

About @HDL

@HDL is an electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) company focused on accelerating functional verification of SoC and silicon IP designs. The @Verifier, @Verifier-DP, @Verifier-ZX, @Designer and @Designer-PRO products deliver significant verification productivity improvement, through system-level design analysis and debugging, automatic formal model checking, and tight integration with existing RTL simulation environments. Supporting both the Accellera PSL and SystemVerilog assertion languages, @HDL delivers an effective assertion-based verification product suite to its customers, including such companies as AMD (Advanced Micro Devices, Inc., Sunnyvale, CA, www.amd.com) A major manufacturer of semiconductor devices including x86-compatible CPUs, embedded processors, flash memories, programmable logic devices and networking chips. , Cisco, Fujitsu, OKI Semiconductor, SiNett, Raza Microelectronics, Renesas and Toshiba.

@HDL is a member of the Cadence (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) Connections Program, the Mentor Graphics (Nasdaq:MENT) Value Added Value Added

The enhancement a company gives its product or service before offering the product to customers.

Notes:
This can either increase the products price or value.
 Partners program and the Synopsys (Nasdaq:SNPS SNPS Space Nuclear Power System ) in-Sync Program. For more information, call 408-433-9997, visit www.atHDL.com or email to info@atHDL.com.

@Verifier, @Verifier-DP, @Verifier-ZX, @Designer, @Designer-PRO and Assertion Studio are trademarks of @HDL. All other trademarks or registered trademarks mentioned in this release are the property of their respective owners.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Apr 28, 2004
Words:666
Previous Article:Pike & Fischer Launches VoIP Monitor.
Next Article:Medtronic Announces First Implants of the EnRhythm Pacemaker and the EnTrust Defibrillator.



Related Articles
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.(Product Announcement)
@HDL at DVCon 2004; Design & Verification Conference March 2-3, 2004.
Renesas Technology Adopts @HDL Assertion-based Functional Verification Solutions.
REMINDER/@HDL to Exhibit at International System-on-Chip Conference.
ADVISORY/@HDL to Host Seminar Series at DAC; Announcing ''Find more bugs, Faster'' Seminars and On-line Product Demo Availability.
ADVISORY/@HDL to Host Seminar Series at DAC; Announcing ''Find more bugs, Faster'' Seminars and On-line Product Demo Availability.
@HDL Selected by Azul Systems; Azul Deploys @HDL Functional Verification Products for Development of Advanced Chip Design.
Ambarella Selects @HDL; New Digital Media Fabless Semiconductor Company Deploys @HDL Products for Verification of New SoC.
REMINDER/@HDL to Host Seminar Series at DAC; Announcing ''Find more bugs, Faster'' Seminars and On-line Product Demo Availability.
Verific ships first commercially available SystemVerilog parser.(Verific Design Automation)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles