Printer Friendly
The Free Library
19,573,962 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

85MHz TurboClock Boost System Clock Performance; CMOS ICs feature four clock output pairs that are precisely programmable up to 18ns phase, low 200ps jitter, low 200-250ps output skew, and 3- And 5V operation.


SANTA CLARA, Calif.--(BUSINESS WIRE)--Sept. 16, 1997--The new 85MHz TurboClock(TM) family that brings new levels of advanced functionality in performance, design, test, power consumption and QSOP QSOP Quarter Size Outline Package
QSOP Quarter Small Outline Package
QSOP Quad Small Outline Package
QSOP Quadripartite Standing Operating Procedures
QSOP Quarterly Standing Order Plan
QSOP Quality Standard Operating Procedure
QSOP Quarter Sized Outline Package
 packaging to programmable-skew PLL PLL - phase-locked loop  (phase-locked loop) clock drivers is announced today by Quality Semiconductor, Inc. (QSI QSI Quality Step Increase
QSI Quality Systems International
QSI Quality Service Index
QSI Quality Salary Increase
QSI Qualimetrics Sensor Interface
QSI Unable to Break in on Transmission (radiotelegraphy) 
) (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:QUAL QUAL Quality
QUAL Qualitative
QUAL Qualification
).

Programmable-skew PLL clock drivers become increasingly important as faster signals need to be distributed more precisely within high-performance computing, such as Pentium- or RISC-based systems. They also are becoming important in networking systems, such as Fast Ethernet, ATM and GSM/PCB base stations. The devices compensate for differences in trace delays and equalize differences during mismatches in set-up and hold times among devices.

Unlike existing BiCMOS technology, the all-CMOS TurboClock family: Operates up to 85MHz (at 20mA standby current); consumes less power; functions in 3.3V as well as 5V; and comes in a QSOP package that is half the size of a PLCC (Plastic Leaded Chip Carrier) A plastic, square, surface mount chip package that contains leads on all four sides. The leads (pins) extend down and back under and into tiny indentations in the housing. See chip package. , which also is available. Space saving is further enhanced by an on-chip loop filter that helps maintain very low jitter and eliminates five to eight external components, easing board design as well.

The TurboClock family further adds features that boost performance and design flexibility. For example, one unique TurboClock feature gives system designers more flexibility -- with one device -- by enabling them to synchronize output signals with either the positive (rising) or negative (falling) edge of the system clock. This selectable positive or negative edge synchronization means that designers also can more easily work with devices that run on negative clock edges, such as digital signal processors. This feature also saves design time, cost and board space.

Another new feature is the synchronous output enable that essentially makes testing traces on system boards much easier -- something BiCMOS devices don't have. The TurboClock family contains five unique port types, and a wider selection of speed and packages.

"QSI's industry-leading TurboClock family enables board designers to dial in new, much-needed features for better overall system performance," according to Deepak Savadatti, strategic marketing manager. "We integrated these features to respond to what designers now require to successfully compete in today's and tomorrow's high-performance applications. Furthermore, our advanced CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  technology is low power and the QSOP is a space-saving solution.

"The TurboClock family of five devices is ideally suited for a variety of flexible applications. These include generating a synchronous clock to multiple processors, implementing pulse width modulation See PWM. , overcoming timing violations, operating as a universal clock multiplier, or serving as a continually phase- adjusted clock source, for example," Savadatti said.

The QS599X TurboClock family is pin-compatible with other currently-available devices. TurboClock features four pairs of clock skew outputs programmable up to 18ns delay in 750 picoseconds to 1.5ns intervals with 750 picoseconds resolution. Jitter is excellent at less than 200 picoseconds peak-to-peak. Skew also is very low at 200 picoseconds for the same pair and 250ps for all outputs.

Output frequency range is 3.75- to 85MHz. Outputs can be multiplied by 2 or 4, divided by 1/4 or 1/2, phase adjusted or inverted for design flexibility.

Pricing and Availability

The QS599X TurbClock family now is available for sampling with 5V TTL (1) (Time To Live) A parameter in a network packet that sets a time limit to its validity. In order to prevent an IP packet from propagating endlessly through the network, the value in the TTL field is reduced by each router.  outputs in either 28-pin QSOP or 32-pin PLCC packages, 5V CMOS outputs in the PLCC package, or 3.3V outputs in either the QSOP or PLCC packages. Production release is scheduled for the fourth quarter of 1997. In lots of 10,000 the 750 picoseconds version in a PLCC package is $5.50, with the 500 picoseconds version in a PLCC package is only $7.50.

About Quality Semiconductor

Quality Semiconductor manufactures a complete line of 3.3V and 5V FCT logic devices, clock management devices, QuickSwitch devices, analog switches, JTAG (Joint Test Action Group) An IEEE standard for boundary scan technology. See scan technology.

JTAG - Joint Test Action Group
 devices, specialty memory devices and advanced network products. These products are used in today's most sophisticated data communications, networking, image processing and digital signal processing See DSP.

Digital Signal Processing - (DSP) Computer manipulation of analog signals (commonly sound or image) which have been converted to digital form (sampled).
 applications. Besides innovative product development, QSI has been instrumental in developing today's smallest packaging, such as QSOP, HQSOP HQSOP Hermetic Qsop  and MillipaQ.

CONTACT: Quality Semiconductor, Inc.

Deepak Savadatti, 408/450-8016

deepak_savadatti@qualitysemi.com

or

Dan Andersen, 408/450-8060

dan_andersen@qualitysemi.com
COPYRIGHT 1997 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1997, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 16, 1997
Words:677
Previous Article:Jones Naughton Entertainment Offers New Shareholder Information Service.
Next Article:CA Acquires Equity Stake in Sequel Technology, a Leading Provider of Internet and Intranet Network Access Management Solutions.
Topics:



Related Articles
IC WORKS Introduces Two New Families of Frequency Timing Generators to Support Mobile Pentium II Processors.
IDT Completes Acquisition of Quality Semiconductor; Merger Broadens IDT's Logic Portfolio.
NewPort Communications Announces World's First Single-Chip 2.5 Gigabit CMOS SONET / SDH Transceiver.
Microcosm Communications Announces Industry's Lowest Cost Gigabit Ethernet Laser Driver For 3.3 or 5.0 Volt Operation.
Vitesse Introduces Two Industry Firsts; Serial Link Replicator up to 1.5Gb/s and Dual Repeater/Retimer Expands Vitesse's Velocity Family of CMOS ICs.
Industry's First Complete 10Gb/s Line Card Solution; Vitesse Supplies 10Gb/s Integrated Circuits from Analog to Network Processing.
Quicklogic Announces Eclipse Family of Super High-Performance FPGAS.
Integrated Circuit Systems announces clock generator with Dynamic Clock Switch.
Timing analysis principles for digital PCBs, Part 2: a look at common-clock bus timing concepts.
Selecting the right SerDes device: OEM designers and their EMS partners should evaluate SerDes device characteristics and match them to know PCB...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles