Printer Friendly
The Free Library
5,671,890 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

3Plus1 Technology Delivers First Compiler and Demonstrates Development Flow With JPEG.


SARATOGA, Calif. -- Heterogeneous Multiprocessor Architecture Creates Low-Power, High-Performance CoolProcessor(TM) Family With C Compiler-Based Software Development Flow

3Plus1 Technology Inc., a Silicon Valley-based fabless semiconductor company A fabless semiconductor company specializes in the design and sale of hardware devices implemented on semiconductor chips. It achieves an advantage by outsourcing the fabrication of the devices to a specialized semiconductor manufacturer called a semiconductor foundry or "fab. , today announced shipment of the first alpha release of a non-native compiler for its advanced multiprocessor architecture. The architecture has been used as the basis for a series of CoolProcessor(TM) devices aimed at addressing the low-power needs of mobile-system manufacturers, running multimedia and communications applications concurrently.

In addition, 3Plus1 announced that working with a partner in Japan, it has successfully demonstrated the software application development flow of JPEG JPEG
 in full Joint Photographic Experts Group

Standard computer file format for storing graphic images in a compressed form for general use. JPEG images are compressed using a mathematical algorithm.
 for the first member of the CoolProcessor family 3P3200.

"The smooth integration of hardware and software layers with a well accepted, industry-standard development flow has been one of the goals of the company since inception," said Allan Cox, President and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. . "Partners successfully using the first version of the compiler in addition to the existing assembly, simulation and kernel library tools, to create full applications such as JPEG, is not only a validation of this smooth integration, but also of the CoolProcessor ultra low power An ultra low power, or ULP device, is an electronic gadget that has milli- or micro-watt power consumption.

Some examples of ultra-low power devices:
  • Pacemakers
  • Hearing aids
, low area, and high performance, and of the underlying programmable architecture itself," he added.

Based on consumer demands for operation of both multimedia and communications applications, 3Plus1 Technology has created an architecture specifically designed for low-power, concurrent execution of specific applications, including MPEG (Moving Pictures Experts Group) An ISO/ITU standard for compressing digital video. Pronounced "em-peg," it is the universal standard for digital terrestrial, cable and satellite TV, DVDs and digital video recorders (DVRs).  2/4, H.263/4, JPEG/2000, 802.11 a/b/g, 802.16 Bluetooth, GSM/GPRS/EDGE, CDMA (Code Division Multiple Access) A method for transmitting simultaneous signals over a shared portion of the spectrum. The foremost application of CDMA is the digital cellular phone technology from QUALCOMM that operates in the 800 MHz band and 1.9 GHz PCS band.  2000/WCDMA, MP3, and GPS, in various combinations. This has been accomplished in a sub-100mw processor when implemented in a standard 130nm low-power CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  process.

"The non-native compiler is an important first step in the 3Plus1 compiler roadmap. It allows customers to compile their existing applications with their own software build environment while linking properly to the advanced 3Plus1 algorithm kernels library," said Prof. Wen-mei Hwu, Walter J. ("Jerry") Sanders III-Advanced Micro Devices Endowed Chair at University of Illinois at Urbana-Champaign Early years: 1867-1880
The Morrill Act of 1862 granted each state in the United States a portion of land on which to establish a major public state university, one which could teach agriculture, mechanic arts, and military training, "without excluding other scientific
 and an advisor to the company. "Such a capability immediately gives 3Plus1 access to a wide customer base. The success with the partner in Japan demonstrates this capability."

"The non-native C compiler enables users to integrate cycle-accurate simulations of heavy duty algorithms from the 3Plus1 kernel library with the voluminous control code written in C and compiled by the non-native compiler," said Dr. Amir Zarkesh, Executive Vice President. "3Plus1's algorithm kernel library includes highly efficient standard DSP algorithms like FFT, DCT (Discrete Cosine Transform) An algorithm that is widely used for data compression. Similar to Fast Fourier Transform, DCT converts data (pixels, waveforms, etc.) into sets of frequencies. The first frequencies in the set are the most meaningful; the latter, the least. , Viterbi, and VLC."

"The non-native compiler provides a powerful and efficient way to develop code for the CoolProcessor architecture while still enjoying the benefits of a native platform," said Prof. Tom Conte of North Carolina State University History

Main article: History of North Carolina State University
The North Carolina General Assembly founded NC State on March 7, 1887 as a land-grant college under the name North Carolina College of Agriculture and Mechanic Arts.
 and an advisor to the company. "It will seamlessly integrate with the cutting-edge native compiler and optimizing high-level assembler technology that 3Plus1 is actively developing for release."

The company is addressing the needs of the 600-million-plus mobile handset, camera and PDA (Personal Digital Assistant) A handheld computer for managing contacts, appointments and tasks. It typically includes a name and address database, calendar, to-do list and note taker, which are the functions in a personal information manager (see PIM).  market. 3Plus1 has assembled a group of world-class technologists, including leading academics in their fields, addressing the problems of real-time voice, video and data processing -- at ultra low power levels and minimum silicon die size -- from the fundamental software and hardware architectural perspectives.

3Plus1's CoolProcessor family comprises six members, all upwardly code compatible with a single programming model. Development of software applications follows a standard DSP tool flow, and the company is currently delivering its initial applications-development software and modeling tools to early evaluation partners. The first member of the CoolProcessor family, the 3P3200, is capable of running scenarios where combinations of H.264 MPEG, JPEG, GSM and 802.11 operate concurrently. The 3P3200 is planned for release in Q3, priced at $10 in quantities of 5K pieces.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Dec 20, 2004
Words:610
Previous Article:Structured ASIC: The Next-Generation Design Technology.
Next Article:Oki Tapes Out with New Cadence Synthesis Low-Power Technology.



Related Articles
Zarlink Semiconductor Standardizes On Synopsys' Physical Compiler Solution in Design Flow.
Synopsys' Physical Compiler Enables Timing Closure Flow That Scales to 20+ Million Gate Designs.
Synopsys' Physical Compiler an Integral Part of Design Flow for Texas Instruments' Advanced DSPs.
Complete software dev system from Green Hills available for Intrinsity's 2 GHz embedded processors.
UMC and Synopsys Develop Reference Flow for UMC's Advanced Deep Submicron Processes.
Tensilica's Xtensa LX Processor Beats All Other 32- and 64-bit Processor Cores On EEMBC Consumer ``Out of the Box'' Benchmark.
Tensilica's Xtensa LX processor beats all other 32- and 64-bit processor cores.
3Plus1 Technology Emerges from Stealth Mode.
3Plus1 Technology, AccelChip Inc., Hantro Products, and Synfora Join Open Core Protocol International Partnership.
Adoption of Cadence Encounter RTL Compiler Accelerates in Japan; Cadence Global Synthesis Gets Support from ASIC Customer and Leading ASIC Vendors...

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles