Printer Friendly
The Free Library
19,573,962 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

3DSP and CoWare Partner to Strengthen Design Processes and High-Level Verification for Multi-Core DSP SoC Solutions.


Business Editors/High-Tech Writers

Embedded Systems Embedded systems

Computer systems that cannot be programmed by the user because they are preprogrammed for a specific task and are buried within the equipment they serve.
 Conference 2002

IRVINE, Calif.--(BUSINESS WIRE)--March 11, 2002

3DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  Corporation, the leader in configurable digital signal processor A digital signal processor (DSP) is a specialized microprocessor designed specifically for digital signal processing, generally in real-time computing. Characteristics of typical Digital Signal Processors
  • Designed for real-time processing
 (DSP) architectures, announced that it has partnered with CoWare(TM), Inc., the leading provider of system-level design tools, to strengthen joint customers' design processes and high-level verification for multi-core DSP system-on-a-chip (SoC) solutions. This partnership entails integration of appropriate 3DSP design tools within CoWare's N2C(TM) design system, a demonstration of which is being provided in the 3DSP booth number 4652N at the Embedded Systems Conference in San Francisco San Francisco (săn frănsĭs`kō), city (1990 pop. 723,959), coextensive with San Francisco co., W Calif., on the tip of a peninsula between the Pacific Ocean and San Francisco Bay, which are connected by the strait known as the Golden , March 13-15, 2002.

3DSP's tools enable designers to quickly optimize DSP system architecture for their target application, while CoWare's N2C design system helps engineering teams take their initial design ideas from napkin-to-chip in half the time of previous design methods.

"Our partnership with CoWare moves multi-core DSP-based SoC implementation forward by providing 3DSP customers with the ability to better manage complex product design process flow from initial specification to production," said Eric Mack, marketing director at 3DSP. "Ultimately this will ensure our customers first-time-right silicon that is executed in a minimum time."

"Our aim is to provide customers with the most capable hardware/software co-design environment available for producing complex multi-core DSP and RISC-based SoCs," said Ed Begun, director of marketing and business development at CoWare. "Integrating 3DSP's tools for configurable DSP cores into our N2C design system will provide a unique combination of system design capabilities to develop multi-core products for a range of wireless, networking and streaming multimedia applications."

The demonstration at the Embedded Systems Conference booth 4652N clearly shows how 3DSP and CoWare capabilities meld to provide a more robust and flexible design environment for the embedded system Any electronic system that uses a CPU chip, but that is not a general-purpose workstation, desktop or laptop computer. Such systems generally use microprocessors, or they may use custom-designed chips or both.  designer. It involves the simulation of a complex multi-core SoC solution based on an SP-5flex(TM) configurable DSP core and an ARM7TDMI AHB AHB Advanced High-performance Bus
AHB Assault Helicopter Battalion
AHB Air Historical Branch
AHB Attack Helicopter Battalion
AHB Automatic Half Barriers
AHB Aussie Home Brewers
AHB Active Hyper Bass
 RISC RISC
 in full Reduced Instruction Set Computing

Computer architecture that uses a limited number of instructions. RISC became popular in microprocessors in the 1980s.
 microprocessor core, and the facilitation of a bus interconnect between 3DSP's Shuttle intelligent bus and the AMBA AMBA Area Metropolitana de Buenos Aires (Spanish)
AMBA Advanced Microcontroller Bus Architecture
AMBA American Mold Builders Association
AMBA American Mustang and Burro Association
AMBA Association of Master of Business Administration
 AHP/APB bus employed by the ARM core. The entire platform is simulated at the cycle accurate C level to achieve outstanding simulation performance while maintaining accuracy. This demo will also provide SoC designers with a platform to analyze software performance of the SP-5flex core within an AC3 decoding application, as a means to evaluate the performance of this core when internal register and MAC configurations are varied.

About 3DSP

3DSP offers the industry's only fully configurable digital signal processing See DSP.

Digital Signal Processing - (DSP) Computer manipulation of analog signals (commonly sound or image) which have been converted to digital form (sampled).
 architecture with a comprehensive object-oriented design Transforming an object-oriented model into the specifications required to create the system. Moving from object-oriented analysis to object-oriented design is accomplished by expanding the model into more and more detail.  environment and application-based intellectual property. 3DSP's technology empowers system designers to create custom SoC solutions in silicon that achieve significant competitive advantages in terms of performance, integration, power consumption, cost and time-to-market for tomorrow's multimedia, wireless and Voice over Packet applications. For more information on the company and its products, visit www.3dsp.com or contact 3DSP headquarters at 16271 Laguna Canyon Rd., Irvine, CA 92618, phone: 949/435-0600 fax: 949/435-0700.

About CoWare

CoWare, Inc., provides tools and methodologies that help engineering teams cut their system-on-a-chip design times in half. CoWare N2C provides an efficient means to capture, analyze, and implement a system specification, with parallel development by hardware and software teams. In addition, CoWare N2C greatly enhances IP re-use and selection, further reducing design time. The CoWare N2C software is employed by major systems and semiconductor companies including Alcatel, Fujitsu, Matsushita, Mitsubishi, Motorola, Nokia, Sony and STMicroelectronics. CoWare is headquartered in Santa Clara Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif. USA. For more information, visit www.CoWare.com.

3DSP Corporation, 3DSP, SP-5flex and DSP-Shuttle are trademarks of 3DSP Corporation. N2C is a trademark of CoWare Corporation.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Mar 11, 2002
Words:593
Previous Article:ACWA Urges Governor Davis to Stand Firm on MTBE Ban.
Next Article:SiRF Technology and Matsushita Electric Works ``MEW'' Announce Broad Alliance to Develop and Market a Wide Range of GPS-Enabled Products.
Topics:



Related Articles
3DSP Announces the Availability of an Advanced DSP System Bus Controller Simplifying SOC Applications.
3DSP Now Offers an Advanced Audio IP Suite for Embedded Applications Using Its SP-3 or SP-5 DSP Cores.
Hynix Semiconductor Brings SoC Foundry Support to 3DSP Masterpiece Partnership Program.
3DSP and Aptix Partner to Provide Hardware Emulation Tools for DSP-Based SoCs.
3DSP's Highly Optimized Voice-Over-Packet -- VoP -- Software Suite Sets New Performance Standards for Packet Telephony Systems.
3DSP Sketchpad Development Kits Speed Development of Systems Based on Fixed Point and Configurable DSP Cores.
3DSP Adds Leading DSP Software Developer Nuntius to its Masterpiece Partnership Program.
TRADE NEWS: Agilent Technologies Licenses 3DSP Corporation's Configurable Digital Signal Processors for Next-generation SOC Product Development.
3DSP Launches Multi-Protocol Wireless LAN Design Based on Its Powerful UniPHY DSP Core.
LSI LOGIC AND AXYS DESIGN ANNOUNCE INTEGRATION OF ZSP DSP MODELS IN AXYS DESIGN'S MAXLIB COMPONENT LIBRARY.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles