Printer Friendly
The Free Library
19,573,962 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

0-In and SAS Team Up on Verification IP; Partnership Aids SOC Customers.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--May 1, 2000

0-In Design Automation, Inc. and Silicon Automation Systems Limited (SAS (1) (SAS Institute Inc., Cary, NC, www.sas.com) A software company that specializes in data warehousing and decision support software based on the SAS System. Founded in 1976, SAS is one of the world's largest privately held software companies. See SAS System. ) announced today that the two companies have entered into a long-term partnership to develop checkers and monitors for the CheckerWare(TM) library, the industry's first white-box, reusable verification IP.

Design and verification engineers use checkers and monitors to capture design intent in their RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  without perturbing their development flow. 0-In Check and 0-In Search use the checkers to find corner-case bugs thoroughly and efficiently with a combination of simulation and formal verification techniques.

Customer Demand Drives CheckerWare Library

The CheckerWare library contains more than 50 different types of checkers for datapath elements, control structures, buses and interfaces in complex designs. More than 30 ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and system-on-chip (SOC) designs for networking, telecommunications, and CPU CPU
 in full central processing unit

Principal component of a digital computer, composed of a control unit, an instruction-decoding unit, and an arithmetic-logic unit.
 applications have already been instrumented with 0-In checkers.

"The library has been developed in concert with our customers and development partners to ensure that checkers are natural for designers," said 0-In CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  Dr. L. Curtis Widdoes. "As we work with more and more customers, they help us to define additional checker types appropriate for their chips. In response to this demand, we are delighted that SAS is working with 0-In to grow and evolve the CheckerWare library."

CheckerWare Monitors Aid in Rapid Adoption

Checkers for interfaces capture critical multi-cycle timing relationships between blocks in a chip design. These checkers can be combined to capture the complete protocol rules for a complex standard or proprietary bus. 0-In's CheckerWare monitors for such standard buses as PCI (1) (Payment Card Industry) See PCI DSS.

(2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus).
 and Utopia allow rapid adoption of white-box techniques in SOC designs.

"In addition to adding new checkers to the library, our key focus is to develop and validate additional CheckerWare monitors," said Rajiv C. Mody, CEO, SAS. "We have extensive experience in modeling standard buses, and this expertise allows us to create the most robust protocol monitors in the industry. We are also able to develop customized monitors for proprietary interfaces and on-chip buses under contract from 0-In's SOC customers."

About the Companies

0-In Design Automation, Inc. (pronounced "zero-in") is a privately held electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) company that develops tools that zero in on functional bugs in ASIC and IC designs. 0-In was founded in 1996 and is based in San Jose, with a sales office in Boxborough, Mass., and distribution in Japan through Pacific Design Inc.

Founded in 1989, Silicon Automation Systems Limited (SAS) offers solutions to its customers based on its expertise in wireless and broadband access technologies, audio/video and speech processing techniques. SAS has also developed simulation models for hundreds of VLSI VLSI: see integrated circuit.


(1) (Very Large Scale Integration) Between 100,000 and one million transistors on a chip. See SSI, MSI, LSI and ULSI.

(2) (VLSI Technology, Inc., Tempe, AZ, www.semiconductors.
 devices that involve complex protocols and interfaces. SAS' business proposition of licensing technologies, coupled with end-to-end design capabilities, delivers unique value to its customers. SAS is headquartered in Bangalore, India, and has marketing offices in Japan and the United States.

Note to Editors: 0-In(TM) and CheckerWare(TM) are trademarks of 0-In Design Automation, Inc.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 1, 2000
Words:487
Previous Article:CaritaSoft is the New Name of PrimeOne Solutions.
Next Article:ADVISORY/Network Appliance and Quantum/ATL Host Storage Networking Media Briefing At N+I Las Vegas.
Topics:



Related Articles
TransEDA Inc. Signs Distributors in Asia to Support Growing Asian System-on-Chip Market.
TransEDA's Release 5.0 Brings Functional Verification to Mainstream System-on-Chip Designers.
TransEDA Improves Regression Analysis, Increases Productivity for Designers of IP and Systems On a Chip;.
Synopsys Announces VERA CORE to Accelerate Functional Verification of IP-Based SoC Designs.
Synplicity Enhances ASIC Prototyping and Partitioning Solution With Availability of Certify 2.1; Tool Enables Rapid Hardware Prototypes From RTL Code.
STMicroelectronics and Synopsys Partner to Develop Next-Generation, C-Based System Level Design Solution for Complex Systems on a Chip.
Quickturn Partners With Simutech to Develop Next-Generation System-On-Chip Rapid Prototyping Solutions.
Palmchip Corporation Introduces PALM-DT-8810 SurfBoard for SOC Development.
Quickturn and Xilinx Partner to Expand Support for SOC Design Verification and Design Reuse.
Synopsys Adds AMBA Compliance Tool Extending DesignWare AMBA Solution; Compliance Certification Tool Enables Participation in the ARM AMBA Compliance...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles