Printer Friendly
The Free Library
4,635,585 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

0-In Delivers CheckerWare Monitors for Leading Interface Standards.


Business Editors/High-Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--Nov. 13, 2002

0-In Assertion-Based Verification (ABV ABV Above
ABV Alcohol By Volume
ABV Abuja, Nigeria (airport code)
ABV Assault Breacher Vehicle
ABV Accredited Business Valuation specialist
ABV Auxiliary Building Ventilation
ABV Annual Buy Value
ABV Air Bleed Valve
) monitors increase

verification productivity for teams using AGP (Accelerated Graphics Port) A high-speed 32-bit port from Intel for attaching a display adapter to a PC. It provides a direct connection between the card and memory, and only one AGP slot is on the motherboard.  8x, HyperTransport,

InfiniBand and RapidIO standards

Today 0-In Design Automation, The Assertion-Based Verification Company, announced the availability of CheckerWare(R) monitors for the AGP 8x, HyperTransport(TM), InfiniBand(TM) and RapidIO(TM) standards. Leading integrated circuit (IC) design teams and ABV users can increase verification productivity by utilizing these pre-verified Verilog register transfer level (RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ) monitors to validate compliance with the latest protocol and interface standards.

CheckerWare monitors are developed with leading customers as part of 0-In's continuing commitment to promote industry standards through the support of open standards. The unique capabilities of 0-In monitors include formal tool support, testbench and simulator independence, and interoperability with all tools in existing verification environments. Using 0-In's CheckerWare monitors, designers eliminate the time spent on developing and debugging protocol monitors and are free to devote more time to design and verification.

"System-on-chip companies need to increase verification productivity and reduce their time-to-market," said Emil Girczyc, 0-In president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. . "0-In is dedicated to providing customers with a comprehensive ABV solution. Our CheckerWare library and monitors are key to providing a methodology designers can use with their existing simulation, formal verification, hardware acceleration and emulation tools."

"By leveraging 0-In's standards expertise and utilizing CheckerWare monitors, our design verification teams are able to focus on design validation, resulting in a more thorough design verification," said Jonathan Sun, design manager at Sun Microsystems, Inc.

Designers can reduce the effort required to verify their designs by using the extensive CheckerWare library and suite of over 20 monitors. CheckerWare monitors certify that the designs conform to interface standards and enable products to be interoperable with all products that support these standards. During simulation, CheckerWare monitors warn users of any protocol violations and generate structural coverage statistics to measure testbench efficacy. The same monitors serve as targets and constraints to guide formal verification tools, including the 0-In Search dynamic formal verification tool.

The AGP 8x, HyperTransport, InfiniBand and RapidIO monitors are the latest interface models to emerge from the 0-In development pipeline; PCI Express(TM) and Serial-Attached SCSI SCSI
 in full Small Computer System Interface

Once common standard for connecting peripheral devices (disks, modems, printers, etc.) to small and medium-sized computers. SCSI has given way to faster standards, such as Firewire and USB.
 monitors are among the next group of models also to be delivered this quarter.

"0-In's HyperTransport monitor is designed to enable our members to thoroughly verify that their designs conform to the HyperTransport I/O Link specification," stated Gabriele Sartori, president of the HyperTransport Technology Consortium. "Leading companies that are developing networking, telecommunications and processor ICs with the HyperTransport technology can use 0-In's verification infrastructure to help more efficiently validate their implementation."

Availability

The growing 0-In CheckerWare monitor suite -- including PCI (1) (Payment Card Industry) See PCI DSS.

(2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus).
, PCI-X (PCI eXtended) An enhanced PCI bus technology originally developed by IBM, HP and Compaq that is backward compatible with existing PCI cards. PCI and 32-bit PCI-X slots are physically the same, and PCI cards can plug into PCI-X slots. , AMBA AMBA Area Metropolitana de Buenos Aires (Spanish)
AMBA Advanced Microcontroller Bus Architecture
AMBA American Mold Builders Association
AMBA American Mustang and Burro Association
AMBA Association of Master of Business Administration
, AGP, SPI-4.2, POS-PHY, UTOPIA, HyperTransport, InfiniBand, RapidIO, SDRAM (Synchronous DRAM) A type of dynamic RAM (DRAM) memory chip that has been widely used since the late 1990s. SDRAM chips eliminated wait states by dividing the chip into two cell blocks and interleaving data between them.  and DDR SDRAM -- is now available to design teams.

0-In is gathering information on standards use to better serve customers. Please visit the 0-In website at http://www.0-in.com/misc/survey.php to contribute to the interface and protocol standards survey and become eligible for prizes.

About 0-In

0-In Design Automation, Inc. (pronounced "zero-in") develops and supports functional verification products that help verify multi-million gate application-specific integrated circuit (hardware) Application-Specific Integrated Circuit - (ASIC) An integrated circuit designed to perform a particular function by defining the interconnection of a set of basic circuit building blocks drawn from a library provided by the circuit manufacturer.  (ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor. ) and system-on-chip (SoC) designs. Twelve of the 15 largest electronics companies have adopted 0-In tools and methodologies in their integrated circuit (IC) design verification flows. 0-In was founded in 1996 and is based in San Jose, Calif. For more information, see http://www.0-in.com.

Note to Editors: 0-In(R) and CheckerWare(R) are registered trademarks of 0-In Design Automation, Inc. All other trademarks are the properties of their respective owners.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Nov 13, 2002
Words:596
Previous Article:QArrow Extends Financial Integration; Data Integration Upgraded to QuickBooks Pro 2003 and QuickBooks Online Edition for Mid-Enterprise Professional...
Next Article:Inflow's San Diego Internet Data Center Clears the EBITDA Hurdle With Successful Quarterly Results; Inflow Continues to Deliver Superior Customer...



Related Articles
Rich Library of Checkers Allows Easy Capture of Design Intent.
0-In and SAS Team Up on Verification IP; Partnership Aids SOC Customers.
0-In Demonstrates the Value of Assertion-Based Verification throughout the Design Cycle at the Design Automation Conference.
0-In Announces CheckerWare Library and Monitors with Sugar Support.
0-In Delivers EDA Industry's First PCI Express Verification IP for Simulation, Formal Verification and Hardware Acceleration and Emulation.
Verisity and 0-In Collaborate for Integrated Testbench and Assertion Coverage Metrics.
0-In Verification IP Portfolio Grows to Include More than 25 CheckerWare Monitors.
0-In Boosts Efficiency of Coverage-Driven Verification with Structural Coverage and Formal Analysis.
OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP.
Samsung India Software Operations Selects Mentor Graphics Verification Products.

Terms of use | Copyright © 2008 Farlex, Inc. | Feedback | For webmasters | Submit articles